Design study of multilayer lumped element balanced LNA using LTCC technology. by Yau, Chi-kit. & Chinese University of Hong Kong Graduate School. Division of Electronic Engineering.
Design Study of Multilayer 
Lumped Element Balanced LNA 
Using LTCC Technology 
YAU Chi-kit 
A Thesis Submitted in Partial Fulfillment 
of the Requirements for the Degree of 
Master of Philosophy 
in 
Electronic Engineering 
©The Chinese University of Hong Kong 
July 2002 
The Chinese University of Hong Kong holds the copyright of this thesis. Any 
person(s) intending to use a part or whole of the materials in the thesis in a proposed 
publication must seek copyright release from the Dean of the Graduate School. 
I f 。 1  _  _  ) l l  
.  一  > J  
Abstract 
The use of balanced amplifier is a typical approach for implementing a 
broadband amplifier that has flat gain as well as good input and output VSWRs. 
However, this configuration occupies tremendous space due to the composition of 
two quadrature hybrids. Thus, it is impractical to implement in miniaturized wireless 
communication systems. The rapid advancements of materials and packaging 
processes; lead to the development of Low Temperature Co-fired Ceramic (LTCC) 
technology. It has attracted a great deal attentions in the area of RF circuit designs in 
the past decade. 
This thesis presents the fiill characterization and modeling of a multilayer 
ceramic-based System-On-Package (SOP) component library. Compact high Q 
three-dimensional capacitor and inductor topologies have been chosen and 
incorporated. The performance of these basic LTCC components was assessed in 
terms of Q，Self-Resonant Frequency (SRF) and area. After that, an effective and 
systematic way for designing LTCC Integrated Passive Devices (IPD) that based on 
the LTCC SOP component library is proposed. For illustration, two lumped element 
3dB quadrature hybrids were designed in LTCC format for the first time. These 
circuit modules are essential parts for constructing a balanced amplifier. Number of 
simulations required on each design example revealed that the proposed method was 
very computational efficient. 
Finally, a 1.88GHz LTCC balanced Low Noise Amplifier (LNA) suitable for 
third-generation base stations was designed and implemented. This LTCC module 
occupies a total area of 31mm-by-16.5mm with the height of 0.85mm. In this study, 
the reduction on overall size of the traditional balanced LNA can be as high as 70%. 
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Chapter 1 Introduction 
Chapter 1 Introduction 
Nowadays, the third-generation (3G) communication system provides 
tremendous high data rate applications such as video conferencing and etc. Therefore, 
broadband amplifier becomes an essential component in many base stations. There 
are two major difficulties in designing broadband amplifier: 
1. The variations of S parameters of active device and matching networks with 
frequency. Typically, IS21I of active device decreases with the increase of 
frequency at a rate of 6dB/octave and its IS12I increases with the increase of 
frequency at the same rate. Hence, it is difficult to maintain good matching 
conditions over a broad range of frequencies. 
2. There is a degradation of noise figure at high frequency. 
Three techniques that are commonly used to design broadband amplifies are (1) 
the use of compensated matching networks; (2) the use of negative feedback; and (3) 
balanced amplifier architecture [3:. 
The technique of using compensated matching network introduces a mismatch 
on either input or output matching network to compensate the change with frequency 
of IS21I. Obviously, impedance mismatch by employing this technique will degrade 
input and output VSWRs significantly. An alternative to the technique of 
compensated matching network is the use of negative feedback. A common resistive 
feedback circuit for FET is shown in Figure 1-1, where resistors Ri and R2 constitute 
series and shunt feedbacks, respectively. The negative feedback technique allows a 
flat gain response and reduces the input and output VSWRs over a wide frequency 
range. However, it tends to limit maximum power gain of the transistor and increase 
system noise figure. 
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Figure 1-1 FET with series-shunt feedback resistors 
A practical way for implementing broadband amplifier is to use balanced 
amplifier architecture. It constructs by two identical amplifiers parallel jointed by 
two quadrature hybrids at their input and output. This configuration can overcome all 
drawbacks of previously mentioned techniques. However, it occupies a lot of space 
when implemented by traditional PCB technology. Also, low Q discrete components 
will degrade overall performance of the balanced amplifier. Therefore, it is 
impractical and expensive to implement the balanced amplifier by the traditional 
PCB technology. 
In order to alleviate the problems and make the balanced amplifier be the best 
option for constructing broadband amplifier, a new technology called Low 
Temperature Co-fired Ceramics (LTCC) technology is proposed to use in this study. 
This technology allows people to embed passive and distributed components in a 
low-loss multilayer ceramic substrate. Thus, size minimization and high Q embedded 
passives can easily be realized. 
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Since the LTCC technology is a new technology, there is lack of detailed models 
for fundamental embedded passive components. In order to design high performance 
and compact RF modules in LTCC format, a process is needed to develop 
comprehensive libraries that accurately model the embedded passive component 
performance over a useful range of component operating frequencies. In addition to 
primary component values, the library model contains information to describe 
parasitics, Q values and Self-Resonant Frequencies (SRP). 
Although the advantages of LTCC technology make it meets the stringent needs 
of modem wireless communication systems, a full wave EM numerical simulator 
requires a lot of time for solving an Integrated Passive Device (IPD). In addition, 
when circuit structure is modified slightly, a repeated EM simulation needs to be 
carried out. Therefore, an effective and systematic way for designing LTCC IPDs is 
needed to reduce the development time and production cost for LTCC IPD. In this 
study, two lumped element 3dB quadrature hybrids were designed in LTCC format 
for the first time to illustrate the proposed design methodology. Also, the multilayer 
LTCC architecture is proposed to reduce the circuit board area occupation of 
balanced LNA for the first time. The high Q LTCC passives can greatly improve the 
sensitivity of the design. 
This thesis is divided into seven chapters. Chapter 2 is the background theories 
of 3dB quadrature hybrids and balanced amplifier design. The basic concept of 
LTCC technology will also be described. Chapter 3 describes an accurate modeling 
for LTCC embedded passives, their performance are assessed in terms of primary 
component value, Q-factor, SRF and area. Chapter 4 describes the design 
methodology for LTCC IPDs. Moreover, two lumped element 3dB quadrature 
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hybrids are designed as design examples. Chapter 5 gives a review of the noise 
theory and a method to extract the noise parameters of a transistor is introduced. 
Chapter 6 describes the design of a 1.88GHz LTCC balanced LNA. Finally, chapter 7 
concludes this thesis and gives some recommendation for future works. 
To summarize, the main contributions of this thesis include: 
1. The full characterizations for fundamental embedded passive components 
including shunt capacitor, series capacitor, shunt inductor and series inductor. 
2. Description on an effective and systematic design methodology for LTCC IPD. 
Less dependency on EM solver for product design was proved. 
3. Design of two lumped element 3dB quadrature hybrids in LTCC format for the 
first time. Also, elegance branch line coupler architecture had been proposed. 
4. The multilayer LTCC architecture is proposed to reduce the circuit board 
occupation of balanced LNA for the first time. This LTCC module occupies a 
total volume of 31mm x 16.5mm x 0.85mm. In this study, the reduction on 
overall size of the balanced LNA is as high as 70% in comparing with the PCB 
version provided by Canadian company ——COM DEV International Limited. 
4 
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Chapter 2 Background Theory 
In the subsequent sections, the theories of various types of power dividers and 
balanced amplifier will be discussed. The basic concept of LTCC technology will 
also be described with practical consideration. 
2.1 Power Dividers and Couplers 
Power dividers and couplers are basic RF passive components that allow the 
separation and combination of RF signals. They always play important roles in RF 
circuits and measurement arrangements. In the following sub-sections, 
configurations and properties of two common power dividers including 3dB 
Wilkinson power divider and branch line coupler will be described. 
2.1.1 3dB Wilkinson Power Divider 
Transmission line configuration and its microstrip line implementation of 3dB 
Wilkinson power divider are shown in Figures 2.1.1-1. 
V C ： ： ： ^ ^ ^ ! Z。 
^^^^^^ ：^；：；；；；；！^^^^^乙。^~I I O 
Figure 2.1.1-la Transmission line model of 3dB Wilkinson power divider 
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Figure 2.1.1-lb Micro strip line realization of 3dB Wilkinson power divider 
For a typical Wilkinson power divider, there are 4 main parameters that can 
fully describe its performance. They are return loss (RL), insertion loss or coupling 
(CP) between the input and output ports, isolation (IL) and phase difference (PD) 
between two output ports. 
RL, = 一201og|5\i| (Return loss at port 1) (2.1.1-la) 
C/;2=""201og*S2i (Coupling between ports 1 and 2) (2.1.1-lb) 
几23 = -20log 5*23 (Isolation between ports 2 and 3) (2.1.1-lc) 
PZ)23 = - (Phase difference between ports 2 and 3) (2.1.1-ld) 
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Figure 2.1.1-2 Frequency responses of (a) return loss at port 1 and isolation and 
(b) coupling between ports 1 and 2 of 3dB Wilkinson power divider 
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Figures 2.1.1-2 provide a typical frequency response of a 3dB Wilkinson power 
divider. Ideally, return loss and isolation should approach negative infinity at center 
frequency and the coupling should equal to -3dB. By observing the frequency 
response, we should note that Wilkinson power divider is not a broadband device 
since its bandwidth is limited by the frequency responses of two 入/4 transmission 
lines. 
Conventionally, even and odd modes analysis can be used to analyze the 
operation of 3dB Wilkinson power divider [1], [2], the detail derivation can be found 
in Appendix A. Ideally, S parameters representation for a 3dB Wilkinson power 
divider is given by following matrix: 
�0 1 r 
Swilkinson\=—J^ 1 0 0 (2.1.1-2) 
0 0_ 
Apart from dividing property, the Wilkinson power divider can also be used as a 
two-way combiner by applying the input signals at ports 2 { a a n d 3 {a^), and 
taking output at port 1 {b^). If port 1 is terminated by a matched load, then signal at 
this port is equal to - jia^ + a^)/V2 . If a2 = a^, then power delivered to the 
matched load at port 1 is 2 a � ^. That is, the power at port 1 is twice the input power 
at port 2 (or at port 3). 
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2.1.2 Branch Line Coupler 
Branch line coupler is a directional coupler with 90° phase difference between 
its through and coupled arms. Regarding to this property, it is a member of 90° 
hybrid or quadrature hybrid. The microstrip line implementation of equal-split 
branch line coupler is shown in Figure 2.1.2-1. Equations (2.1.2-1) are design 
equations for a generalized branch line coupler. 
C = 1 0 1 o g — — i -
l_f ^ I (2.1.2-la) 
f [ ~ t j (2.1.2-lb) 
where C is coupling coefficient. For C = 3dB (equal-splitting case), Z� ! = z J 4 2 
and =； . 
Zo1=Zo/V2  / \  
Port 1 O—T~ Zo Zo — — O Port 2 
_ 
a /4 I Zo2=Zo Zo2=Zo 
I A/4 
I 和 
Port 4 o - ^ ~ Zo Zo O Port 3 
\ / 
Zo1=Zo/V2 
Figure 2.1.2-1 Microstrip line realization of equal-split branch line coupler 
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Apart from return loss, isolation and coupling defined in equations (2.1.1-1) for 
typical coupler, directivity (D) is also a key parameter for branch line coupler and it 
should be approached to infinity at f�ideally. It is defined as 
Z)34 =-201og|5^34| (2.1.2-2) 
Similarly, even-odd mode decomposition technique can be used to analyze 
branch line coupler's operation [1], [2]. The detail derivation can be found in 
Appendix A too. Ideally, S parameters representation for an equal-split branch line 
coupler is given by following matrix: 
' 0 j 1 0 " 
1_ -1 7 0 0 1 
L � � = 7 I 1 0 0 y (2.1.2-3) 
_ 0 1 j 0 _ 
When a 3dB branch line coupler is used in balanced amplifiers, port 4 should 
terminate by matched load. Then the coupler becomes a three-port divider or 
combiner whose S parameters are 
厂 0 j 1] 
r i _ - 1 
- � �i p o r t \ = - ^ 0 0 (2.1.2-4) 
^ [l 0 0 
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2.2 Balanced Amplifier 
All matching networks can only well match to transistor for particular purpose 
over a narrow bandwidth. The gain bandwidth of amplifier can be improved by 
mismatching input and output ports of the amplifier, but this method will degrade a 
lot of the amplifier's performance. Therefore, special considerations must be given to 
the problem of designing broadband amplifiers. As mentioned in the earlier part of 
this chapter, balanced amplifiers is a practical approach to design broadband 
amplifier. A complete discussion on its operation, advantages and disadvantages will 
be given in next section [3]. In addition, an analysis on how gain mismatch and phase 
imbalance of couplers affect on the response of overall balanced amplifiers will be 
studied. The typical balanced amplifier block diagram using 3dB branch line 
couplers is shown in Figure 2.2-1. 
么 ^ ^ v土 I Iv^ P2IU/ s ^ 
丨叩 ut Z0/V2 Amplifier A - ^ Z o Zo/VI |~n 
V " ” I 1 “ " " ~ | Z 。 
Zo Zo 
V^； 
r——I Amplifier B |—0 Output 
Z o | Port 4 、 'Port 3 Port 4 、 'Port 
Figure 2.2-1 Block diagram of a balanced amplifier using 3dB branch line 
couplers 
2.2.1 Working Mechanism of Balanced Amplifier 
A balanced amplifier is constructed by two identical amplifiers parallel jointed 
by two 90° hybrid couplers at their input and output. The first 90° hybrid coupler 
divides the input signal into two equal amplitude components with 90° phase 
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difference and delivers signal to the two individual amplifiers. The output coupler 
recombines the amplifier outputs by introducing an additional 90° phase shift, thus 
bringing them in phase again. Because of the phasing property of 90° hybrid, 
reflections from individual amplifier can be cancelled with each other. As a result, 
both input and output of the balanced amplifiers are perfectly matched. In the further 
S parameters analysis, let's denote the S parameters of amplifier A 
as S([, Sf2, S21, S22, and the corresponding S parameters of amplifier B with 
superscript B. 
Assume both 90° hybrids in the balanced amplifiers are ideal, then with 
reference to Figure 2.2-1 voltages incident at the amplifiers can be written as 
厂;1 二淨+ (2.2.1-la) 
(2.2.1-ib) 
V2 
where is the incident input voltage of balanced amplifiers. 
Then the total reflected voltage at input can be found as 
1 , � (2.2.1-2) 
4厂 i + (对-功 
Then we can write S^ ^ of the overall balanced amplifiers as 
丄 ( 2 . 2 . 1 - 3 ) 
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Also, the output voltage can be written as 
1 1 • 
/ / 、 ( 2 . 2 . 1 - 4 ) 
=金厂i+(对+对） 
Then we can write S^ x of the overall balanced amplifiers as 
c 一 _ c^ I 
^21 — — J2丨十 021 
^ ( 2 . 2 . 1 - 5 ) 
Similarly, S^ ^ and 8^ 2 of overall balanced amplifiers can be found as 
y- 1 ^ ^ 
1^2 - - ~ 1^2 + 知 
� 丄 (2.2.1-6a) 
C - - i . _ 2^2 - ^ - - 2^2 — J22 
L (2.2.1-6b) 
In the balanced amplifier configuration, two amplifiers are identical (i.e. 
S''^  : SB). By observing equation (2.2.1-5), the overall gain of a balanced amplifier 
is the same as that of the individual amplifier. Also, equations (2.2.1-3) and (2.2.1-6b) 
show that Sii and S22 of balanced amplifiers are equal to zero for all frequency. 
However, balanced amplifier can only provide good matching over an octave 
bandwidth practically. Since it is limited by the bandwidth of couplers. A number of 
interesting advantages of employing balanced amplifiers arc listed below; 
1. The individual amplifier stages can be optimized for gain flatness or minimum 
noise figure, without degrading the input and output matching. 
2. Reflections are absorbed in coupler terminations, improving input and output 
matching as well as the stability of individual amplifiers. 
13 
Chapter 2 Dacksround Theory 
3. If one of the individual amplifiers fails, the balanced amplifiers can still operate 
with reduced power gain. All power losses are absorbed by coupler terminations. 
The degradation in power gain is 
201og(5*2l + 对)-201og(5^2l)=浦 (2.2.1-7) 
Provided that two amplifiers are identical. 
4. The noise figure of balanced amplifiers is equal to {F^ + where F^ 
and Fg are noise figures of the individual amplifiers. 
5. The output power is twice as large as that obtained from single amplifier. 
6. Balanced amplifier units are easy to cascade with other units, since its input and 
output are isolated by couplers. 
Although there are many attractive reasons for using balanced amplifier 
configuration, it needs to use two transistors and 90° hybrids that will increase in 
space occupation, DC power consumption and production cost. 
Apart from the 3dB branch line coupler, balanced amplifiers can use a 3dB 
Wilkinson coupler as power divider and combiner. A typical balanced amplifier 
block diagram using 3dB Wilkinson couplers is shown in Figure 2.2.1-1. Basically, 
its operation is identical to the one discussed before. The only difference as 
compared to circuit using branch line couplers is that the signals are in phase, so that 
an additional A/4 transmission line need to be added to produce a 90° phase shift 
between branches. 
14 
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90 degree 
phase shifter 
f l i ^ J  
Amplifier A - C j L - X Z ^ |~| 
Input N-ifpp^ _ _ Output 
0-1 • 2 Z o 2 Z 0 = 1-0 ^HStn 
U P L — H i n r r i - Amplifier B - f z 6 J""] U 
k J �V2Z0 J 
3dB Wilkinson _ _ 3dB Wilkinson 
power divider I J power divider 
90 degree 
phase shifter 
Figure 2.2.1-1 Block diagram of a balanced amplifier using 3dB Wilkinson 
power dividers 
2.2.2 Effects of Coupler's Phase Imbalance and Gain 
Mismatch 
Obviously, the non-idealness of 90° hybrid coupler will degrade the overall 
performance of balanced amplifiers. Phase imbalance and gain mismatch are two 
main imperfections of 90° hybrid coupler. The phase imbalance (A0, in degree) 
refers to phase deviation from nominal phase difference between two output ports of 
the coupler (i.e. 90�). 
15 
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A t /。， A t X + A / , 
Electrical Length = Electrical Length = 
90° + Ae 52! 
< H h > 
Physical Length, I。- Physical Length, I。-
A,广1 A0) A AG] 
4 90'J 4 ( 9 0 ” 
(a) (b) 
Figure 2.2.2-1 The electrical property of offset quarter-wave transmission line at 
different frequency 
The phase difference between two output ports of coupler can be modeled by a 
piece of transmission line. Therefore, the phase imbalance will change the original 
electrical length by A0 at the operating frequency f � a s hown in Figure 
2.2.2-1(a). Since frequency and wavelength are inversely proportional, the offset 
quarter-wave transmission line will perform as a quarter wavelength transformer at a 
shifted frequency + A/ as indicated in Figure 2.2.2-1(b). By the equation 
(2.2.2-1), we can derive the relation between A/ and A0 in equation (2.2.2-2). 
P � l o =71/2 (2.2.2-1) 
！二__^ 1 (2.2.2-2) 
f � 9 O + A0 
where p' is phase constant at 人 + A/ . 
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Figure 2.2.2-2 Percentage change in normalized Af with respected to the 
variation of phase imbalance 
For typical 90° hybrid coupler, the phase imbalance is always less than 士4�. 
Therefore, the frequency shift associated with this change is less than ±5% of the 
original operating frequency. From the previous analysis, it can be found that the 
phase imbalance will only contribute a frequency shift to the quarter wavelength 
transformer. As a result, the effect of phase imbalance on the complete balanced 
amplifiers module is simply a shift of its operating frequency. Figure 2.2.2-3 shows 
different Sn of simulated balanced amplifiers with variation on the phase imbalance. 
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Figure 2.2.2-3 Variation on Sn of simulated balanced amplifiers wi th respected 
to A0 = -40, -2。，0。，2�and 4° 
The operating frequency of the balanced amplifiers can be indicated by the 
notch of Sii in Figure 2.2.2-3. If phase imbalance occurs in outputs of couplers, the 
operating frequency of balanced amplifiers shifts in the same way as that of the 
quarter wavelength transformer. 
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The gain mismatch (e) meaning the two output branches of couplers have 
uneven power splitting ratio. As a result, the modified S parameters of 3dB branch 
line coupler (where its port 4 is terminated by Z。）with gain mismatch is 
� 0 y ^ j ^ � � " � y ^ j ^ ) e - j �‘ 
3；^/ 丽/画/c/J=(产.5 - e g 細 0 0 (2 2 2-3) 
(VO.S + e j b ’ • � 0 0 J 
In order to find out the error associated with the gain mismatch on the balanced 
amplifiers module. We need to carry out the S parameters analysis again. With 
reference to Figure 2.2-1, V^ is the incident input voltage of the balanced 
amplifiers and the voltages incident at the individual amplifiers can be written as 
二 (V^I^jb-劍r丨十 （2.2.2-4a) 
F； 二 (2.2.2-4b) 
Then the total reflected voltage at the input can be found as 
V； = + (VosT^jb-^-^^V,- (2.2.2-5) 
So we can write S^ ^ of the balanced amplifiers as 
V； 1 (2.2.2-6) 
I 知 丨 卞 对 + � � 1 
By comparing equations (2.2.1-3) and (2.2.2-6), the error on Sn that introduced 
by gain mismatch is e Sf^ + . Therefore, it will degrade the input VSWR of the 
complete balanced amplifiers module. 
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The forward gain (S21) of the complete balanced amplifiers can be found as 
V— I (2.2.2-7) 
Since the factor must smaller than 0.5. Therefore, the forward gain 
of balanced amplifiers with gain mismatches on the couplers will smaller than that of 
the ideal one. Similarly, the other two S parameters of the balanced amplifiers can be 
found as 
y - I (2.2.2-8a) 
I �I 二六=VO.52-£2*|对 + 幻 
V； \ , B A (2.2.2-8b) 
2^2 = yV = 知-^22 + ^  ^22 + ^22 
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2.3 Low Temperature Co-fired Ceramic (LTCC) 
Technology 
Cost, size and performance are three critical issues for wireless communication 
systems. By the rapid development of materials and packaging processes in the 
recent time, the concept of System-On-Package (SOP) can bring into the RF world 
and meet the stringent needs of modem wireless communication systems. SOP let us 
to integrate embedded passives components including capacitors, inductors and 
filters with active circuits at the package level [4], [5:. 
There are several potential technologies available for the development of 
wireless SOP architecture. Multilayer Low Temperature Co-fired Ceramic (LTCC) 
technology is the most suitable one for implementing SOP architecture among those. 
It allows up to 50 stacked ceramic tapes and provides a great freedom for designer to 
design their embedded passives. Also, the material used has a reasonable loss 
performance and very stable dielectric property. As a result, LTCC has attracted a 
great deal attentions in the area of RF circuit design nowadays. 
2.3.1 Overview of LTCC Technology 
LTCC [6] is a new substrate technology that comprised of multiple layers of 
high performance ceramic materials. Each layer is printed with metallized circuit 
patterns that are electrically interconnected from layer to layer by conductive vias. 
By using the vertical stacked ceramic tapes and conductive materials, all passive 
components including resistor, capacitor and inductor can be realized. Also, different 
I/O styles like Ball-Grid-Array (BGA), Land-Grid-Array (LGA) and etc can be 
implemented too. On the other hand, active components can be mounted on the top 
layer by soldering joints or bond wires. Figure 2.3.1-1 shows a cross-sectional view 
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of general LTCC module. 
Multi-layer Capacitor ^ , „ . Active Component 
\ Surface Resistor / 
\_ \ / Top Side ^ ^ ^ ^  f ^ ^ T ] 
Layers ^ Buried Resistor I 
B a T I d e ^ T / ^ \ J 
LGA V丨 as 
Figure 2.3.1-1 The cross-sectional representation of general LTCC module 
The fabrication process of LTCC is a parallel process and it can divide into six 
steps roughly [6], [7]. Step 1, vias for electrical connection are punched by 
high-speed puncher or laser in each blank tape layer. Also, some special vias are 
punched at comers for use on the precision alignment of the tape at subsequent 
process. Step 2, conductor printing and vias filling with conductive metal paste are 
performed using a conventional thick film screen printer. After metal paste drying are 
accomplished in an oven, inspection on each tape layer will be carried out with the 
aid of a light table and zoom microscope (Step 3). If failure is found, the defective 
layer(s) instead of the whole structure will be fabricated again. As a result, cost and 
turn around time for the LTCC fabrication can be greatly reduced. 
All well-prepared tape layers are aligned in the correct sequence with the aid of 
those vias at the comers punched in step 1. Step 4, they will undergo a lamination 
process that bonds them together using constant temperature and pressure. Step 5, the 
laminated structure is co-fired at a range of programmable controlled temperature, 
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typically between 200°C to 900''C. Step 6，several standard electrical tests and 
inspections will be conducted on 100% of the parts. Further, the complete LTCC tile 
can be cut into pieces by diamond saw, laser or ultrasound depending on the request 
of customer. 
2.3.2 LTCC Material Properties and Performance 
LTCC module is composed of two main materials, one is ceramic material and 
the other is conductive material. For ceramic materials, there are three systems 
commonly used in LTCC foundries — DuPont, Ferro A6 and Heraeus systems. 
DuPont system tends to have a more complete set of conductors, resistor films and 
etc that are compatible with, so it is the most popular one used in industrial world. 
While Ferro A6 and Heraeus systems have more limitations on its usage and 
relatively difficult to process, therefore their processes are more expensive and rarely 
used. 
DuPont 951 is the most commonly used ceramic tape in the DuPont system and 
it is suitable for applications up through L-band. Moreover, it has a stable dielectric 
constant of 7.8 士 0.1 over a wide frequency range of 1 MHz to 20 GHz. There are 
four types of tape thickness between 1.7 mils to 7.8 mils available in production. 
Besides, DuPont 951 can use to build parts up to 5"-by-5" and 50 layers with 
maximum via count per layer over 12,000. 
As described in section 2.3.1, the highest temperature used in LTCC fabrication 
process is around 900°C. It is lower than the melting point of some high conductivity 
metals like silver and gold. Therefore circuit designers can make use of these 
metallic materials as the conductors within the ceramic tapes. Typically, pure silver 
(Ag) is used for all buried conductor traces for highest conductivity and lowest cost. 
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On the surface, silver / palladium (Ag / Pd, resistivity = 30m^2/square) alloy and gold 
(Au) are used to provide solderable and wire-bondable surfaces respectively. 
2.3.3 Advantages and Disadvantages of LTCC 
Technology 
Most commercially available microwave and millimeter wave transceiver 
front-ends are relatively large and heavy due to the discrete components and 
separately located modules. SOP implementation is the most effective way to 
provide a realistic integration solution and capable of overcoming the above 
drawbacks. As a result, LTCC technology tends to be a future trend for all wireless 
communication systems. Several advantages of employing LTCC technology are 
listed below. 
(a) Reduction in Size and Cost 
Ceramic tapes and conductive inks build up all embedded passives in LTCC, its 
production cost is lower than that of using discrete components on PCB. Also, LTCC 
allows all passive components embedded in the multi-layer substrate, so that the 
module size can be greatly reduced. Besides, it can eliminate or minimize the need 
for discrete components and thereby reduce the assembly time and cost as well. 
(b) Design Flexibility 
Circuit designers can form arbitrary vertical structure by different combination 
of ceramic tapes that well suit for their applications. Besides, continuous range of 
component values for embedded passives can be achieved. Since the component 
value can be controlled by the dimension and structure of the layout. For example, 
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the number of layer and size of capacitor plate can adjust the capacitance value. Also, 
different interfaces between LTCC substrate and active components can be realized, 
such as wire-bonding pads and soldering pads. Moreover, various I/O styles can be 
implemented in LTCC, like clip leads, Pin-Grid-Array (PGA), Ball-Grid-Array 
(BGA), Land-Grid-Array (LGA) and etc. All of these providing very high design 
flexibility for circuit designers. 
(c) Low Loss and Little Parasitic Effects 
As described in section 2.3.2, ceramic tapes used in LTCC possess stable 
dielectric constant within a wide range of frequency. Also, its loss tangent is between 
0.001 to 0.005，which is relatively smaller than that of conventional PCB materials, 
for example FR4 having its loss tangent between 0.02 to 0.04. Moreover, most of 
conductive inks used in LTCC are silver, which have the highest conductivity among 
all metallic materials. As a result, circuits implemented in LTCC should have a 
minimized dielectric and conductor losses. In addition, less discrete components 
minimize parasitic effects because of the reduced solder joint failures. 
(d) Reliability 
The end product of the co-fire process is a mechanically strong, hermetic, 
thermally conductive, chemically inert and dimensionally stable ceramic structure. 
The buried conductors are protected by the dense ceramic so that reducing the risk of 
shorts due to environmental moisture, dirt and other hostile factors. In addition, 
circuit trace definition in the co-fire process is considered to be more exact than other 
technologies, therefore a lower rate of electrical failure can be achieved. 
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Although LTCC technology has a lot of advantages, there are still some 
difficulties and problems need to be overcome. Firstly, severe interference between 
each of the blocks in package needs to be minimized. Secondly, it has too many 
degrees of freedom in multi-layer packaging and therefore difficult to build up a 
design library for all embedded passive components. Thirdly, most of passive 
components are embedded inside the low loss substrate. In another words, there has a 
little chance for circuit designers to tune their products after fabrication. 
Consequently, an extremely accurate simulation for LTCC module must be done 
before the layout sent out for fabrication and it increases design complicity. 
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Chapter 3 LTCC Basic Components 
Characterization 
In order to design high performance and compact RF modules like power 
divider, filter, resonator and etc in LTCC. We have to know accurate 
characterizations for fundamental embedded passive components in advance. 
Although many good models for LTCC capacitors and inductors have been claimed 
in recent publications related to LTCC embedded passives modeling [8], [9], [10:. 
There are a lot of flexibilities when designing LTCC, so the proposed equivalent 
circuit models may not be applicable for everyone. Moreover, an investigation on 
fundamental embedded passive components helps circuit designers to familiarize 
themselves with the properties of basic LTCC building blocks. Consequently, 
complex RF modules can be designed in a more effective way. 
This section compares EM simulation results with measurements for a set of 
embedded LTCC capacitors and inductors. Lumped element equivalent circuit 
models based on measurements and EM simulation results will be introduced. 
Moreover, Some of important component properties including Q-factors and 
self-resonant frequencies (SRF) will be described. For accurate measurement, a 
sophisticated calibration technique ——TRL calibration is employed [11], [12]. 
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3.1 Embedded Capacitors 
3.1.1 Vertical Structure for Embedded Capacitors 
All LTCC embedded capacitors for the research are fabricated by National 
Semi-Conductor (NSC). The vertical structure is composed of six DuPont 951 AT 
tape layers with standard 90^im thick. The tapes have a dielectric constant of 7.8 and 
a loss tangent of 0.0015 at lOMHz. All conductive inks used on ‘CondO’ through 
'Cond6' are 12jLim silver with DC resistance equal to 1.5m^2/sq. Figure 3.1.1-1 
shows the diagram for the vertical structure. 
Definition of 
metal ksyers 
Cond6 T 1540 ujti Layer 6 X9Z\ pm 951 AT (6X) ^ Cond5 ^ 450 mn Layer 5 ^ 
Cond4 360 luti Layer 4 ^ 
Cond3 270 luti Layer 3 
Cond2 180 lun 
^ Layer 2 严 
Condi 90 l i it i Layer 1 
CondO GND plane 畔 Figure 3.1.1-1 Side view of vertical structure for embedded capacitors 
Two categories of LTCC embedded capacitors have been fabricated and fully 
characterized in my project. They are one-port (or shunt) capacitor and two-port (or 
series) capacitor. 
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3.1.2 Shunt Capacitor 
The simplest form of one-port capacitor is formed by one electrode on certain 
layer in the LTCC vertical structure while the ground plane on the backside served as 
the other electrode. The cross-sectional and top views for this type of capacitor are 




• L • H ^ r n 
" " I I 
> k 
i mmmmmm • • • 
W 200um ^ f 
Top View  
Figure 3.1.2-1 Physical description of one layer shunt capacitor 
Obviously, three parameters including plate length (L)，plate width (W) and 
separation between plate and ground (S) can be varied for designing capacitors in 
LTCC. The common practice to implement one layer shunt capacitor is to minimize 
S，this can realize the same capacitance value with smaller L and W. Therefore, the 
module size and production cost can be reduced. A set of eight capacitors was 
fabricated with S equal to 3.6mils and different combinations of L and W. 
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Name of capacitor L (mils) W (mils) 
••mBB^ B^smeBnaB^ ^^ ^^ B^ ^^ ^^ ^^ ^^ ^^ B^BanaaaasaB^ ^^ B •^ B^HBB^ B^ BBBaanBaBMnBBm^ ^^ ^^ HHnMaH^ H^ ^^ H^HMHBMaHH 
CapAi 60 48 
CapA2 68 55 
CapAs 76 62 
CapA4 84 69 
CapAs 92 76 
CapA6 100 83 
CapAy 108 90 
Cap As 120 96 
Table 3.1.2-1 Parameters variation of capacitor variables 
Measurements were performed on a semi-automatic Cascade Microtech probe 
station using Cascade 200 |Lim-pitch air coplanar Ground-Signal-Ground (GSG) 
probes. A sophisticated calibration technique ——TRL calibration is used to remove 
the effect of the coplanar-to-microstrip transition from the measured S parameters, so 
as to obtain the accurate response of the buried shunt capacitor. A detail description 
on its principle is covered in Appendix B. 
On the other hand, a moment-method based EM simulator, Zeland IE3D, is used 
to perform EM simulation for each capacitor. In the IE3D model, the ground plane is 
infinitely large and the conductor thickness is equal to 0.079mils. The 3D view of the 
IE3D model is shown in Figure 3.1.2-2 where the finite ground plane is drawn for 
visual purpose. 
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Figure 3.1.2-2 3D view of the IE3D model for one layer shunt capacitor 
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Figure 3.1.2-3a Amplitude response of shunt capacitor, CapAi 
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Figure 3.1.2-3b Phase responses of two representative capacitors, CapAi and 
CapAg 
Figures 3.1.2-3 compare the IE3D simulation and measurement results for some 
typical one layer shunt capacitors. Generally, the measurement results are well 
correlated to the IE3D simulation results, especially their phase responses. The 
0.15dB deviation in the amplitude response is mainly due to the under-estimation on 
dielectric loss and conductor loss in the IE3D model. Also, the imperfection during 
TRL calibration will increase the return loss too. 
Conductive plate should have a higher current density near its edges, therefore 
all advanced EM simulation tools must have an option called "Edge Cells Enable" to 
take this effect into account. On the minus side, it will take longer time to solve the 
structure. By observing Figure 3.1.2-3, the IE3D simulation result with edge cells is 
almost same as that without edge cells. To sum up, edge cells are not very critical to 
capacitors. 
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Basically, the S parameters obtained from real measurements and EM 
simulations are difficult to use in circuit design. It is more practical to extract the 
lumped element equivalent circuit models from both results, since it can provide the 
main capacitance and parasitic components for circuit designer. 
Input I  
Port ^ ~ ‘ 
——i— Cmain 
^ ^ Rioss 
Figure 3.1.2-4 A lumped element equivalent circuit model for one layer shunt 
capacitor 
By intuiting the S parameters response of the one layer shunt capacitor, its 
lumped element equivalent circuit model can be formed and shown in Figure 3.1.2-4. 
Using the optimization tool in ADS2002, the equivalent Cmain and Rjoss for the 
measurement and IE3D simulation can be found and they are tabulated in Table 
3.1.2-2. 
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^ . Cmain (pF) Rloss (^ ) Capacitor Name  
Measurement IE3D simulation Measurement IE3D simulation 
CapAi 1.898 1.890 0.452 0.080 
CapA2 2.424 2.419 0.447 0.076 
CapAs 3.019 3.012 0.440 0.069 
CapA4 3.681 3.674 0.431 0.064 
CapAs 4.404 4.394 0.428 0.058 
CapA6 5.266 5.257 0.427 0.057 
CapAy 6.187 6.180 0.423 0.055 
CapAg 7.363 7.357 0.419 0.050 
Table 3.1.2-2 Comparison on the main capacitance and resistive loss of 
measurement and IE3D simulation results 
In the present time, the relationship between the size of capacitor plate, main 
capacitance and lossy resistance is known and it is plotted in Figure 3.1.2-5. This 
figure is very helpful if circuit designers want to implement capacitor having the 
configuration as shown in Figure 3.1.2-1 in their circuit. Because they can find out 
the required dimensions for any particular capacitance by simply "look up figure". 
The basic idea for component library is to generate such kind of figure for different 
configurations of capacitor and inductor. As a result, circuit designers can have a 
rough estimation on the dimensions for the initial LTCC layout. 
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Figure 3.1.2-5 Relationship between the area of capacitor plate, Cmain and Rioss 
Q-factor and self-resonant frequency (SRF) are important parameters to 
characterize capacitors. The definition of Q-factor for one-port network like Figure 
3.1.2-4 is the ratio of imaginary part to the real part of input impedance; it is 
commonly used to describe the quality or performance of device. Figure 3.1.2-6 
shows the Q-factors of measurements. 
g = I m 产"! (3.1.2-la) Re(zJ 
Z (3.1.2-lb) 
in ^ p o 
where Zo is the port impedance for capacitors CapAi to CapAg. 
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Figure 3.1.2-6 Measured Q-factors of four representative capacitors, CapAi (i = 
2, 4, 6 & 8) 
SRF of a capacitor is the frequency where the phase of Zn changes from 
negative to positive, that means the device characteristic is changed from capacitive 
to inductive. The first SRFs of CapAi to CapAg are tabulated in Table 3.1.2-3. 
Capacitor name CapAi CapA� CapAs CapA4 
SRF (GHz) 12.45 10.72 9.45 8.40 
Capacitance (pF) 1.898 2.424 3.019 3.681 
Capacitor name CapAs CapAe CapAy CapAg 
SRF (GHz) 7.69 6.98 6.45 5.63 
Capacitance (pF) 4.404 5.266 6.187 7.363 
Table 3.1.2-3 First self-resonant frequency of capacitor group CapAi 
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From Figure 3.1.2-6 and Table 3.1.2-3, an increment in capacitance value will 
decrease both Q-factor and first SRF. 
The one layer shunt capacitor configuration is only suitable to implement 
small-valued capacitors. Because it is impractical to have a large electrode for 
achieving large capacitance likes de-coupling capacitor. In order to decrease the size 
of capacitor plate, multi-layer version of shunt capacitors are developed. Two types 
of such configuration including two layers and four layers are fabricated and fully 
tested. The cross-sectional and top views for them are shown in Figure 3.1.2-7. 
Cross-sectional Cross-sectional 
View View ff L 
i< —»i  
. • • ••• Cond4 
一 」 ， ： L _ _ ^ 540um 『 — 二 ： 二 
Cond 1 - ^ J I ^ ^ ^ ^ ^ B i J F 、 ‘ — C : 1 
Top View <p = 52mils Top View  
丨⑩ W H l^ll |200um W ^^ H^ 
w w 
(a) (b) 
Figure 3.1.2-7 Physical description of (a) two layers shunt capacitor and (b) 
four layers shunt capacitor 
Seven capacitors with different dimensions were fabricated for each category. 
CapBi.7 and CapCi.y refer to two layers and four layers shunt capacitors respectively. 
Capacitor name with the same subscript as "CapA" group having the same L and W 
as listed in Table 3.1.2-1. Since these two groups of capacitors are constructed by 
more plates on different dielectric layers. As a result, the plate size can be made 
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smaller for achieving same capacitance as single layer shunt capacitor. Moreover, the 
electric flux not only flows vertically between the pair of capacitor electrodes, but 
also laterally between the via holes to the electrodes. Consequently, it allows further 
shrinkage of the capacitor plates. 
Apart from measurement, EM simulation using Zeland IE3D has been 
performed for each capacitor. The 3D views of the IE3D models are shown in 
Figures 3.1.2-8. Also, comparison between IE3D simulation and measurement results 
for a typical capacitor of each group is shown in Figures 3.1.2-9. 
(a) (b) 
Figure 3.1.2-8 3D views of IE3D models for (a) 2 layers shunt capacitor and (b) 
4 layers shunt capacitor 
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Figure 3.1.2-9a Amplitude responses of shunt capacitors, CapBi and CapCi 
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Figure 3.1.2-9b Phase responses of shunt capacitors, CapBi and CapCi 
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The two capacitors, CapBi and CapCi, compared in Figures 3.1.2-9 have the 
same plate size (60mils x 48mils). Since the number of layers for CapCi is more than 
that of CapBi, therefore the main capacitance for CapCi must be greater. Besides, the 
longer vias connecting the capacitor plates in CapCi present a larger parasitic 
inductance. As a result, the SRF for CapCi (�3.13GHz) is lower than that for CapBi 
(beyond 4GHz) as illustrated in Figure 3.1.2-9b. Moreover, we can observe that the 
IE3D simulation cannot predict the SRF accurately. Because the SRF is mainly 
determined by the product of main capacitance and parasitic inductance, it is very 
difficult to have a precise estimation on via inductance by the IE3D. 
Since more conductor plates are deployed on more dielectric layers and longer 
vias are needed to interconnect the capacitor plates in CapCi. More conductor and 
dielectric losses caused by them contribute to the total loss mechanism of this 
capacitor. Consequently, the magnitude of Sn will be smaller if more layers are used 
to construct the capacitor as illustrated in Figure 3.1.2-9a. 
A lumped element equivalent circuit model for multi-layer shunt capacitor is 
shown in Figure 3.1.2-10. The Lvia is the parasitic inductance introduced by the 
interconnecting vias. 
I 叩 ut y ~ I r>r>r>r\— 
Port ^ ~ ‘ 
_ _ _ _ _ Cmain 
^ ^ Rioss 
Figure 3.1.2-10 A lumped element equivalent circuit model for multi-layer shunt 
capacitor 
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Using the optimization tool in ADS2002, the equivalent Cmain, Lyia and R|�ss of 
CapBi and CapQ for measurement and IE3D simulation can be extracted. The 
averaged Lvia and R\oss, and equivalent Cmain of CapBi and CapCi for measurement 
and IE3D simulation are tabulated in Table 3.1.2-4 and Tables 3.1.2-5 respectively. 
Capacitor Averaged Lyia (nH) Averaged Rioss (^) 
Group Measurement IE3D Measurement IE3D 
CapB 0.246 0.397 0.646 0.117 
CapC 0.316 0.479 0.807 0.13 
Table 3.1.2-4 Comparison on averaged Lvia and Rbss for measurement and 
simulation results 
Capacitor Cmain (pF) Capacitor Cmain (pF) 
Name Measurement IE3D Name Measurement IE3D 
CapBi 3.839 3.130 CapBs 7.922 7.850 
CapB2 4.574 4.192 CapBe 9.392 9.432 
CapBs 6.158 5.357 CapBy 11.801 11.125 
CapB4 7.315 6.634 
Table 3.1.2-5a Comparison on the main capacitance of CapBi for measurement 
and simulation results 
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Capacitor Cmain (pF) Capacitor Cmain (pF) 
Name Measurement IE3D Name Measurement IE3D 
CapCi 7.477 5.871 CapCs 14.089 15.031 
CapC2 8.635 7.669 CapCg 16.423 17.759 
CapCs 9.593 9.990 CapCy 20.226 20.500 
CapC4 11.879 12.273 
Table 3.1.2-5b Comparison on the main capacitance of CapQ for measurement 
and simulation results 
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Figure 3.1.2-11 Relationship between the area of capacitor plate and Cmain for 
CapB and CapC group of capacitor 
By observing Figure 3.1.2-11, Cmain extracted from measurement and simulation 
results reveal the same trend over the range of plate area. The under estimation of 
Cmain by IE3D is caused by finite thickness of metal. A few percents of discrepancy 
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in capacitance value are mainly due to the measurement error and inaccurate via 
model used in IE3D. The via inductance is only about 0.2nH to 0.3nH, it is difficult 
to extract such small value accurately by optimization. Since the product of Cmain and 
Lvia determines the resonant frequency, therefore inaccurate Lvia will introduce error 
to the corresponding Cmain. 
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Figure 3.1.2-12 Measured Q-factor of two representative capacitors in CapB and 
CapC group of capacitor 
Comparing Figure 3.1.2-6 and Figure 3.1.2-12, a single layer capacitor will 
have a higher Q-factor than multi-layer one with same capacitance. The vias 
connecting different layer capacitor plates will introduce more conductor loss that 
consequently degrades the Q-factor. There is a trade-off between Q-factor and space. 
For example, the Q-factor of CapA4 (3.68IpF) is equal to 40.5 at 1.9GHz, while 
CapBi's (3.839pF) Q is only equal to 36 at 1.9GHz. However, CapBi saves over 
50% of the real estate compared to CapA4. 
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Since the reactant part of device will be cancelled out at resonant. Therefore, the 
frequency point where the Q curve crosses the zero line is the resonant frequency for 
the capacitor. The first resonant frequency for CapB and CapC groups of capacitors 
are tabulated in Tables 3.1.2-6. 
Capacitor name CapBi CapB? CapBs CapB4 
ist SRF (GHz) Beyond 4GHz Beyond 4GHz 3.925GHz 3.760GHz 
Capacitor name CapBs CapBe CapBy 
ist SRF (GHz) 3.640GHz 3.535GHz 3.075GHz 
Table 3.1.2-6a Measured SRF of capacitor group CapBi 
Capacitor name CapCi CapC2 CapCs CapC4 
SRF (GHz) 3.125GHz 2.943GHz 2.785GHz 2.673GHz 
Capacitor name CapCs CapCe CapCy 
V' SRF (GHz) 2.568GHz 2.305GHz 2.065GHz 
Table 3.1.2-6b Measured SRF of capacitor group CapQ 
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3.1.3 Series Capacitor 
The series capacitor is formed by two electrodes on different layers inside the 
LTCC substrate. The cross-sectional and top views for this type of capacitors are 
shown in Figure 3.1.3-1. Similar to the shunt capacitor, there are four parameters can 
be varied for designing series capacitor in LTCC. They are plate length (L), plate 
width (W), separation between plates (S) and number of plates (N). A group of eight 
series capacitors with S = 3.6mils and N = 2 will be analyzed in this section. They 
named CapDi.g with L and W listed in Table 3.1.2-1. 
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Figure 3.1.3-1 The physical description of two layers series capacitor 
In this category, the two capacitor plates are located on the top two layers of the 
vertical structure shown in Figure 3.1.1-1, so as to reduce the port parasitic 
capacitance. The 3D view of the IE3D model is shown in Figure 3.1.3-2 where the 
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finite ground (green plate) is drawn for visual purpose. Moreover, the IE3D 
simulation and measurement results for CapDi and CapDg will be compared in 
Figures 3.1.3-3 and Figures 3.1.3-4 respectively. 
y Port 1 
Figure 3.1.3-2 3D view of the IE3D model for two layers series capacitor 
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Figure 3.1.3-3a Amplitude response of series capacitor, CapDi 
300 r —  
250 - • ~ ~ ； ; ； ~ ； , • • 
2 0 0 -
O -150 - • CapD1JE3D, Ang(SII) 
5 • CapD1JE3D, Ang(S21) 
也 ——CapD1_Meas, Ang(S11) 1^00 - -
^ ——CapD1_Meas, Ang(S21) 
1 r 
50 - I I 
i “ f 
： I ！ 
-50 L ‘ ^ ^ ‘ 
1 1.5 2 2.5 3 3.5 4 
Frequency (GHz) 
Figure 3.1.3-3b Phase response of series capacitor, CapDi 
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Figure 3.1.3-4a Amplitude response of series capacitor, CapDg 
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Figure 3.1.3-4b Phase response of series capacitor, CapDg 
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A lumped element equivalent circuit model for two layers series capacitor can 
be intuited from the 3D layout and it is depicted in Figure 3.1.3-5. The equivalent 
circuit consists a series capacitor Cmain in series with a series resistor Rioss to model 
the conductor loss of the plates and via. Cparasitici, Cparasitic2 and Lyia in the model 
represent the shunt parasitic capacitors and inductor respectively. Actually, there 
should be a resistor in parallel with Cmain to model the dielectric loss. However, the 
loss tangent of DuPont 951 substrate is extremely small. The resistance value will be 
very large and inaccurate to extract by optimization. Therefore, this resistor has been 
omitted in the lumped element model. 
Lvia Rioss Cman 
Port 1 [ Z I >Po r t 2 
Cparasitici Cparasitic2 
Figure 3.1.3-5 A lumped element equivalent circuit model for two layers series 
capacitor 
The mapping between Cmain and area of capacitor plate is shown in Figure 
3.1.3-6. In this figure, the main capacitance is also evaluated by numerical analysis 
and traditional parallel plates capacitor formula in equation (3.1.3-1) [13]. 
C 二 E Z A ( 3 . 1 . 3 - 1 ) 
d 
where e is free space permittivity and equal to 10-9/3671 , e^ is relative 
permittivity of the substrate, A is the plate area and d is the separation between 
plates. 
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Figure 3.1.3-6 Relationship between area of capacitor plate and Cmain 
From Figure 3.1.3-6, the main capacitance calculated by numerical analysis is 
quite close to that extracted from measurement and IE3D simulation results. 
Therefore, the numerical analysis can help us to have a quick evaluation on the main 
capacitance. Since the fringing effect haven't counted in the traditional parallel plates 
capacitor formula, a larger extra capacitance will be caused when the plate area 
increase. Consequently, the difference between the true capacitance and that 
calculated by traditional formula increases as the plate area increases. 
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The averaged Uia and Rioss for CapD group are equal to 0.092nH and 0.473Q 
respectively. As the plate connected to port 1 from a shunt capacitor with ground 
directly, Cparasitici must be greater than Cparasitic2. The relationship between the plate 
died, Cparasitici and Cparasitic2 IS showii OH Figure 3.1.3-7. The small measurement error 
is mainly contributed by the tolerance during the LTCC fabrication process. Also, 
random error is added during the curve fitting between the simulation result and 
measurement result. 
1.4 r- 0.7 
1.2 ^ ^ — ^ 0.6 
1 0.5 
.0.8 0.4 I 
1 < — ^ ^ 乂-, 1 
“ � . 6 - 一 — — 1 … — — _ — ^ | ' 7 � . 3 “ . 
0-4 ~#~Meas. Cparasitici 0-2 
-Si- IE3D Cparasitici 
Q 2 —_ — M e a s . Cparasitic2 q 1 
" ^ 旧 3 D Cparasitic2 
0 1 0 
1 2 3 4 5 6 7 8 
Area of capacitor plate (mm^ ) 
Figure 3.1.3-7 Mapping between plate area, Cparasitici and Cparasitic2 
For two-port device, Q-factor is defined as the ratio of imaginary part to the real 
part of input impedance (Zin) from one port with the other port grounded. Figure 
3.1.3-8 shows the Q-factors based on measurements. 
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Figure 3.1.3-8 Measured Q-factors for four representative capacitors, CapDj (i = 
2, 4, 6, 8) 
Figure 3.1.3-8 indicates that Q-factor increases as the main capacitance 
decreases. Also, most capacitors in this group have their first SRF higher than 4GHz 
with only one exception that CapDg is about 3.65GHz. 
Figure 3.1.3-9 shows the location of different shunt and series capacitors in 
LTCC tile. 
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S.u„t Capacitor" 
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3.2 Embedded Inductors 
Since there are too many degrees of freedom in multi-layer packaging, it is 
impractical to perform component characterization and library development only rely 
on measurements. An accurate EM simulation model should be built in order to 
accomplish above objectives economically. The high correlation between 
measurements and IE3D simulation results for embedded capacitors in the last 
section proved IE3D solver to be a suitable candidate for charactering LTCC 
inductors. Two categories of LTCC embedded inductors including one-port (or shunt) 
inductor and two-port (or series) inductor will be studied in this section. 
3.2.1 Shunt Inductor 
Two different multi-layer inductor topologies in microstrip configuration that 
embedded in the vertical structure shown in Figure 3.1.1-1 will be investigated. For 
illustration purpose, one and a half turns spiral inductors are simulated using IE3D. 
In IE3D models, inductor windings are located on the top three layers of the vertical 
structure. The reason is that the opposite current induced on the ground plane will 
heavily reduce the effective inductance of the winding when it is close to the ground. 
Consequently, Q-factor and SRF for the inductor will be degraded. Another 
advantage of keeping inductor windings on the surface layer is to minimize the 
dielectric loss by maintaining part of the field extending in the air. The 
cross-sectional and top views of investigated inductor topologies are shown in 
Figures 3.2.1-1. 
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A 6.8nH inductor with standard 8mils line width using helical and offset helical 
configurations have been designed and analyzed. The 3D views of their IE3D models 
are shown in Figures 3.2.1-2. 
Cond 6 — I — 1—^ • 二 ‘ 〖 u • 綱 繼 驅 腿 _ _ - - Cond 6 
Cond 5 • • • • - — ^ Cond 5 
Cond 4 . - I — N Cond 4 
• Cross-sectional ^ • Cross-sectional 
• ” View , J View 
I X I ~ I X I 
！ • « •！ L . •！ 
\mm L _ mm^ I I ^ ‘ H � X H 
- H w  ^ M  
-
Top View ^ B Top View 遷  
(a) (b) 
Figure 3.2.1-1 Physical descriptions of (a) helical and (b) offset helical 
inductors 
^ (a) (b) 
Figure 3.2.1-2 3D views of IE3D models for (a) helical and (b) offset helical 
inductors 
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By inspection of the 3D layout of the one-port inductor, a lumped element 
equivalent circuit model can be configured and is depicted in Figure 3.2.1-3. Rioss in 
series with main inductance Lmain models the conductor loss, while Cparasitici 
represents underpass capacitance at the port plus inter-winding coupling capacitance. 
Originally, there should have a shunt resistor to ground in the equivalent circuit to 
model dielectric loss. Since the loss tangent is sufficiently low in DuPont 951 tapes 
and the vertical distance between the lowest inductor winding and ground is 
sufficiently large (14.4mils), therefore the shunt resistor can be neglected in the 
model for simplicity. 
Port 1 < I  
Cparasit ici ^ ^ 
^ ^ ^ Rioss 
Figure 3.2.1-3 A lumped element equivalent circuit model for one-port inductor 
Figures 3.2.1-4 compare S parameters of IE3D simulation and electrical model 
of the one-port helical inductor with equivalent Lmain equal to 6.8nH. Values for Lmain, 
Cparasitici and Rioss in the electrical model and dimension 'X' in the IE3D model for 
one helical and two offset helical inductors are listed in Table 3.2.1-1. Performance 
of these inductors was assessed in term of length, Q-factor and SRF. 
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Figure 3.2.1-4 (a) Magnitude and (b) phase responses of a 6.8nH one-port 
helical inductor 
Inductor 
Configuration Lmain (nH) Cparasitid (pF) Rioss (^) X (mils) 
Helical 6.8 0.402 0.568 76 
Offset helical A 5.9 0.355 0.506 76 
Offset helical B 6.8 0.423 0.583 85 
Table 3.2.1-1 Comparison on Lmain, Cparasitid, Rioss and ‘X’ of helical and offset 
helical inductors 
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Figure 3.2.1-5 IE3D simulated Q-factors for inductors listed in Table 3.2.1-1 
SRF of an inductor can be determined by zero crossing of Q-curve. From Figure 
3.2.1-5, the SRFs for helical inductor, and offset helical inductors A and B are about 
3.08GHz, 3.5GHz and 3.038GHz respectively. For the helical configuration, only 
half of the turn is fabricated on each layer thereby increasing the gap between two 
overlapping layers. Comparing to conventional full-turn multi-layer spiral inductor, 
Cparasitici for the helical configuration will be reduced and, therefore, improves the 
Q-factor and SRF. 
Offset helical configuration offsets the bottom turn so that the upper and the 
lower turns do not overlap each other as clearly shown in Figure 3.2.1-lb. By 
occupying same real estate as the helical inductor, offset helical inductor A has a 
better SRF and Q due to a slight reduction of Cparasitici by avoiding the winding 
overlap. However, a longer line and larger area are required to get an equivalent 
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inductance that obtained by helical configuration. Therefore underpass capacitance 
and lossy resistance of offset helical inductor B will increase, and then its first SRF 
and Q will be degraded. To sum up, if area is not a critical issue in design 
specification, offset helical configuration is a better choice as it has a higher Q and 
first SRF. 
Effects on Q-factor by varying line width (W), number of turn and separation 
between inductor and ground (H) will be studied and plotted in Figures 3.2.1-6. For 
illustration purpose, an offset helical inductor with X = 40mil is simulated using 
IE3D for different variations. Also，edge cells had been used in IE3D model in order 
to get an more accurate results. 
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Figure 3.2.1-6 Simulated Q-factors for one-port inductors with different (a) W, 
(b) number of turn and (c) H 
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By observing Figures 3.2.1-6, Q-factor is directly proportional to W and H 
while it is inversely proportional to the number of turn of inductor. As W increases or 
number of turn decreases, the conductor loss of inductor will be reduced and thus the 
Q can be enhanced. On the other hand, the effective inductance will be reduced and 
underpass capacitance will be increased when H decreases due to the opposite 
current induced on the ground. Consequently, Q-factor for the inductor will decrease. 
3.2.2 Series Inductors 
A set of eight two-port inductors was fabricated by NSC for characterization 
purpose. The vertical structure composed of ten DuPont 951 tape layers arranged as 
shown in Figure 3.2.2-1. The tapes have a dielectric constant of 7.8 and loss tangent 
of 0.0015 at lOMHz. All conductive inks except ‘CondO，，‘Cond3’ and ‘CondlO，are 
12jim silver with D C resistance equal to 1.5m^2/sq. ‘CondO’ and 'CondlO' are 9|Lim 
solderable Ag / Pd alloy with D C resistance equal to 25 mQ/sq, while 'Cond3' is 
7\im 6142 conductive ink with D C resistance equal to 2.5 mQ/sq. 
Definition of 
metal layers 
Cond 10 SMD padsi -r .618 fxm 
Layer 10 T 9()).im 95 1 AT (I X) 
Cond 9 J 528 am 
Layer 9 X 43urn 951CT (4X) 
Cond 8 i~： 485 fim 
Layer 8 
Cond 7 442 fiin 
Layer 7 
Cond 6 399 ^ m 
Layer 6 
Cond 5 ^ 356 
Layer 5 90|luii 951 AT (2X) 
Cond 4 266 )iim 
Layer 4 
Cond 3 GND plane ^ ^^^ammmmmmmmmmmmmmMfm^m^^^^^^m 176 ^ m 
Layer 3 ^ 43,um 95 1CT (2X) 
Cond 2 i 133 ^im 
Layer 2 
Cond 1 J- 90 ^im 
Layer 1 T 90|am 95 1 AT (1X) 
Cond 0 LGA pads ^ 0 ^ m 
Figure 3.2.2-1 Side view of vertical structure for embedded series inductors 61 
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As there are many ways to implement series embedded inductor in LTCC. A set 
of eight two-turn offset helical inductors with W and H equal to 8mils and 7.2mils 
respectively will be investigated. The cross-sectional and top views for this category 
of inductor are shown in Figure 3.2.2-2a and their prototypes are shown in Figure 
3.2.2-2b. Besides, different combinations of X and Y for this group are tabulated in 
Table 3.2.2-1. 
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— u j w 丨 丨 • Cond 8 
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Figure 3.2.2-2a Physical description of two-port offset helical inductor 
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Figure 3.2.2-2b Prototypes for series inductors IndAi.g 
Name of inductor X (mils) Y (mils) Name of inductor X (mils) Y (mils) 
IndAi 39 47 IndAs 59 67 
IndAi 44 52 IndAe 64 72 
IndAs 49 57 IndAy 69 77 
IndA4 54 62 IndAg 74 82 
Table 3.2.2-1 Parameters variation of inductor variables 
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Figure 3.2.2-3a Magnitude of S21 for series inductor, IndA〗 
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Figure 3.2.2-3b Phase of S21 for series inductor, IndA: 
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Figures 3.2.2-3 compare measurements, IE3D simulation and HFSS simulation 
results for S21 of IndA〗. In the HFSS model, size of ground is finite and metal 
thickness has been considered. 3D views of two simulation models are shown in 
Figures 3.2.2-4. 
(a) ^ ^ (b) 
Figure 3.2.2-4 3D views of (a) HFSS and (b) IE3D models for a series inductor 
From the comparison of S21 in Figures 3.2.2-3, the HFSS simulation gave a 
better agreement with measurement data. Since IndA〗 is implemented within the thin 
substrate tapes, thickness ratio between conductive ink to substrate tape is about 0.28. 
Therefore, conductor thickness should be taken into account in the E M model in 
order to have a good prediction. 
A lumped element equivalent circuit model for two-port inductor is depicted in 
Figure 3.2.2-5. Rioss in series with main inductance Lmain in the equivalent circuit 
models conductor loss, while Cparasitici and Cparasitic2 represent underpass capacitances 
at input and output respectively. Cc connects input and output refers to the 
inter-winding coupling capacitance. Since the loss tangent of DuPont 951 tape is 
very low and vertical distance between inductor winding and ground is sufficiently 
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large (7.2mils). Therefore, two shunt resistors to ground at input and output that 
model dielectric loss can be neglected. 
Cc 
Rioss Lmain 
Port 1 < Z 3 — — — a y Port 2 
Cparasitici Cparasitic2 
Figure 3.2.2-5 A lumped element equivalent circuit model for two-port inductor 
All component values for measurements and HFSS simulation result can be 
extracted by optimization and they are tabulated in Tables 3.2.2-2. Since the upper 
and lower turns of offset helical inductor do not overlap each other. Therefore, Cc is 
almost equal to zero for IndAi.g. 
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_ Lmain (hH) Rloss ( ^ ) 
Inductor Name 
Measurement HFSS simulation Measurement HFSS simulation 
IndAi 2.324 2.421 0.398 0.220 
IndA2 2.684 2.898 0.436 0.260 
IndAa 3.232 3.373 0.499 0.304 
IndA4 3.652 3.848 0.530 0.378 
IndAs 4.095 4.319 0.572 0.425 
IndA6 4.591 4.780 0.605 0.448 
IndAy 5.115 5.224 0.614 0.485 
IndAg 5.636 5.661 0.701 0.523 
Table 3.2.2-2a Comparison on Lmain and Rioss of measurements and HFSS 
simulation results for IndAi.g 
Cparasiticl (pF) Cparasitic2 (pF) 
Inductor Name 
Measurement HFSS simulation Measurement HFSS simulation 
IndAi 0.414 0.415 0.459 0.508 
IndAs 0.468 0.472 0.529 0.573 
IndAs 0.493 0.528 0.566 0.604 
IndA4 0.529 0.534 0.618 0.669 
IndAs 0.572 0.587 0.692 0.741 
IndA6 0.629 0.644 0.747 0.815 
IndAv 0.684 0.702 0.825 0.891 
IndAg 0.714 0.762 0.896 0.967 
Table 3.2.2-2b Comparison on Cparasiticl and Cparasitic2 of measurements and HFSS 
simulation results for IndA" 
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Figure 3.2.2-7 Measured Q-factors for four representative inductors, IndA； (i = 
1,3,5,7) 
Ind. Name IndAi.4 IndAs IndAe IndAy IndAg 
SRF (GHz) Beyond 3.5GHz 3.29GHz 2.97GHz 2.71 GHz 2.51 GHz 
Inductance (nH) 2.324-3.652 4.095 4.591 5.115 5.636 
Table 3.2.2-3 First self-resonant frequency of inductor group IndAi.g 
Figure 3.2.2-7 indicates that Q-factor increases as the main inductance 
decreases when changing the lateral size of inductor. Besides, the first SRFs for 
IndAi-8 are listed in Table 3.2.2-3. 
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Chapter 4 Design Methodology for LTCC 
Integrated Passive Devices (IPD) 
As described in chapter 2, advantages of LTCC technology make it meets the 
stringent needs of modem wireless communication systems. Therefore, LTCC 
technology should become a new trend in the area of RF circuit design. However, a 
full wave E M numerical simulator requires a lot of time for solving a complex 
structure. In addition, when circuit structure is modified slightly, a repeated E M 
simulation needs to be carried out. Therefore, how to effectively and systematically 
design LTCC IPD is a major challenge faced to RF circuit designers. 
A design methodology for LTCC IPD will be described in this section and it is 
one of the major contributions in this project. For illustration purpose, lumped 
element 3dB branch line coupler and lumped element 3dB Wilkinson's power divider 
with 90° phase difference at two output ports are designed in LTCC format in the 
first time. These circuit modules are very useful in constructing a balanced amplifier. 
In order to measure a three-port device, a technique that re-construct S parameters 
for a 3-port circuit using 2-port measurements is employed [14], [15]. Its working 
principle will also be discussed in this chapter. 
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4.1 LTCC Circuit Design Roadmap 
Specifications 
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Figure 4.1-1 LTCC circuit design roadmap 
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To Start a LTCC circuit design, a schematic circuit needs to be designed first 
based on specification. Once all circuit component values are determined for a given 
satisfactory response, next step for circuit designers is to generate a 
problem-dependent design library. 
Since the basic LTCC building blocks can be decomposed into series capacitor, 
shunt capacitor, series inductor and shunt inductor, the schematic design can be 
composed in terms of these building blocks. A set of required basic building blocks 
with different dimensions are simulated using commercial E M solver to generate S 
parameters files for design library. Since its content is determined by the schematic 
function, LTCC substrate vertical structure, component geometry and etc., it is 
so-called the problem-dependent design library. 
Component values of lumped element equivalent circuit models for basic 
building blocks are extracted by optimization. By interpolating the extracted discrete 
component values, a mapping relation between continuous ranges of component 
values and corresponding dimensions can be formed. Consequently, it is very easy to 
find out required dimensions for each building block in schematic design by looking 
up tables or figures. 
Then an initial 3D layout can be formed straightforwardly by connecting all 
basic building blocks together and it is ready to carry out an overall E M simulation. 
Since mutual coupling and some interconnecting vias have been taken into account 
in the E M simulation, a performance degradation as compared to that of schematic 
design should occur on the first E M simulation result. Typically, two to five more 
E M simulations are needed to optimize final response. After a design optimization, 
the device response can meet all the design specifications and the design is ready for 
prototyping and testing. 
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The methodology described above gives circuit designers a reliable initial guess 
on layout dimensions. Also, less dependency on E M solver can reduce time and cost 
for product development. Two design examples will be described in the following 
section. They are (1) a lumped element 3dB branch line coupler; and (2) a 
Wilkinson's power divider with 90° phase difference at two output ports. Both of 
examples operate at L88GHz. 
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4.2 Design of a 1.88GHz Lumped Element 3dB 
Branch Line Coupler 
4.2.1 Used Vertical Structure 
A lumped element 3dB branch line coupler is designed and built for a balanced 
LNA. The vertical structure used for the coupler is composed of eight DuPont 951 AT 
(90|im) and a 951A2 (130jim) tape layers as shown in Figure 4.2.1-1. The dielectric 
constant of the tapes is 7.8 and the loss tangent is 0.0015 at lOMHz. All conductive 
inks except ‘CondO,, ‘Cond2’ and 'Cond9' are 12jLim silver with D C resistance equal 
to 1.5mQ/sq. ‘CondO’ and ‘Cond9’ are 9|im solderable Ag / Pd alloy with D C 
resistance equal to 25 rtiQ/sq, while 'Cond2' is 7|Lim 6142 conductive ink with D C 
resistance equal to 2.5 mQ/sq. 
Definition of 
metal layers 
Cond 9 SMD pads t 1850 urn Layer 9 i) 90.ui-n 951 AT (7X) ^ 
Cond 8 — ^ * 760 um Layer 8 
Cond 7 — ^ 670 \im 
Cond 6 ^ ^ 580 |im 
_ , Layer 6 
Cond 5 490 ^im 
Layer 5 
Cond 4 400 fxm 
Cond 3 ^ ^ 310 |uni 
Layer 3 
Cond 2 GND plane ^ ^^^^mmmi^^^^mmm^m^^^a^^^^mmma^^^^mmm 220 ^im 
Layer 2 T nOjim 951A2 (IX) 
Cond 1 •； 90 ^im 广 , . _ . , Layer 1 ^ 90,am 95 l AT (l X) 
Cond 0 LGA pads i X ： ： Iq ^ m 
Figure 4.2.1-1 The vertical structure for the lumped element 3dB branch line 
coupler 
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4.2.2 Design Specifications 
Design specifications for the lumped element 3dB branch line coupler is listed 
in Table 4.2.2-1. 
Parameter Requirement 
Frequency 1.85GHz to 1.91 GHz 
Return losses 14dB minimum at all ports 
Isolation between output ports 15dB minimum 
Table 4.2.2-1 Design specification for lumped element 3dB branch line coupler 
Since f�and A/ are equal to 1.88GHz and 30MHz respectively, the 
acceptable phase imbalance A0 of the lumped element 3dB branch line coupler can 
be calculated by equation (2.2.2-2) and it is about ±1.5。. 
4.2.3 Schematic Design 
For low frequency applications, distributed element branch line coupler 
consumes too much valuable real estate. An appreciable reduction in surface area 
without a great degradation in electrical performance can be realized with the use of 
a high Q lumped element counterpart and it can be achieved by using LTCC 
technology. The conventional 3dB distributed element branch line coupler is depicted 
in Figure 2.1.2-1. 
In order to replace the transmission line segments by a lumped element network. 
A B C D matrix elements for the transmission line segments are equated to that of the 
lumped element network at design frequency [16]. The lumped element network 
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chosen for this project is a low-pass 'pi' network as shown in Figure 4.2.3-1. The 
reason for using this configuration is that it can be easily constructed by cascading a 
LTCC series inductor with LTCC shunt capacitors at its two ends. 
jXL 
^ — I r v w ^ _ I — ^ 
jBc jBc 
(a) 去 去 
Electrical model for LTCC series 
inductor (excluding Rioss) 
I 1 I 1 I 1 
I 丨 Lmain | | I 
(~I' I r w v ^ i _ I I I r — ^ 
I I I Coarasiticl Coarasiticl^ i i I 
I Cmain | iCmain 
I ―^ I • I I MB I 
Lbbb avw —J I^ B I ^^^ 
(b) \ Electrical model for LTCC shunt / 
capacitor (excluding Rioss) 
Figure 4.2.3-1 (a) A low-pass ‘pi，network for replacing 入/4 transmission line 
and (b) its LTCC basic building blocks composition 
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A B C D matrix for a lossless (i.e. attenuation constant, a = 0)入/4 transmission 
line with characterization impedance Z。and phase constant (3 is 
'A B^ =[0 jZ； 
-C A/4 transmission line I o • _ (4.2.3-1) 
Where as the low-pass ‘pi’ network shown in Figure 4.2.3-la has A B C D matrix 
as 
~A B~\ —「1 OTl jX^J 1 0_ 
-C ^_ 'pi'netwrok ^ 0 1 —J^C 
二- 1 -从 jX, 1 
~ J B , { 2 - 1 - 从 J (4.2.3-2) 
where Be is admittance for shunt capacitor and X l is impedance for series inductor. 
Equating the matrix elements of equations (4.2.3-1) and (4.2.3-2) yields the 
following results: 
^ L = ZJ(D (4.2.3-3a) 
Be - 1/Z, ” C = \I(dZO (4.2.3-3b) 
All component values for a lumped element 3dB branch line coupler with center 
frequency of 1.88GHz can be found by equations (4.2.3-3) and they are listed in 
Table 4.2.3-1. Figure 4.2.3-2 shows the schematic of lumped element 3dB branch 
line coupler and its S parameters response is depicted in Figures 4.2.3-3. 
Zo (Q) L (nH) C (pF) 
50 4.23 1.69 
35.355 2.99 2.39 
Table 4.2.3-1 Component values for lumped element 3dB branch line coupler 
with center frequency of 1.88GHz 
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4.09 pF 4.09 pF 
2.99 nH 
Port 1 <=I Port 2 
CO V jco 
5oa 
r V W my Port 3 
2.99 nH 
4.09 pF 4.09 pF 
Figure 4.2.3-2 Schematic of the lumped element 3dB branch line coupler with 
center frequency of 1.88GHz 
0 0 
- 1 。 … 二 … - 3 
\ E;W-i4dB = 275MHz / 
-20 - \ / -6 
S" -3。- \ / _ -9 § 
S \.…•.•.. / ^ 
— /\ \ / -t-s^^ — 
W -40 - / \ i I + S 2 1 -12 ^ 
< " " " " w / L ^ r 差 
-50 ....••\ / -15 
-60 \ / -18 
-70 L 一 … . —— 」-21 
1.5 1.65 1.8 1.95 2.1 2.25 
Frequency (GHz) 
0| ^ i ^ i  
i 
-10 • ….丨...rrr^ • = ‘ ‘ 
I \ / ： 
- 2 0 ： \ / 
r \ / —— 
�0 \ j m S33 \ / 二!23 
-50 - \ / 
-60 - I \ J 
i 
-70 -
1.5 1.65 1.8 1.95 2.1 2.25 
Frequency (GHz) ( b ) 
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14。 ^ ^ 
r  
一 100 ^  
5 80 , L  




0.5 1 1.5 2 2.5 3 
Frequency (GHz) ⑷ 
Figure 4.2.3-3 Frequency responses of lumped element 3dB branch line coupler 
with center frequency of 1.88GHz 
From Figures 4.2.3-3a and 4.2.3-3b, it can be observed that the bandwidth of the 
lumped element 3dB branch line coupler of 14dB return loss at input port is better 
than 275MHz. Besides, isolation and return losses at output ports can meet the design 
requirement described in Table 4.2.2-1. 
By observing Figure 4.2.3-3c, it can be found that the phase difference between 
the two output ports is 90° 土 1.5° from 1.645GHz to 1.99GHz. This phasing property 
is better than that of the configuration using transmission line. A good phase balance 
can improve the bandwidth of overall balanced amplifier. 
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4.2.4 Design Library 
In order to construct a lumped element 3dB branch line coupler in LTCC 
format, schematic design shown in Figure 4.2.3-2 should be decomposed into 
electrical models of LTCC basic building blocks first. As indicated in Figures 4.2.3-1, 
the schematic can be fully represented by LTCC series inductors and shunt 
capacitors. 
For implementing a high Q inductor, circular offset helical inductor is used in 
the coupler design instead of rectangular one. Two types of circular offset helical 
inductors including one turn and one-and-a-half turn are used. Their cross-sectional 
and top views are shown in Figures 4.2.4-1. Since the one-and-a-half turn inductor 
will connect to shunt capacitors on 'Cond3' layer, therefore its ports are defined at 
'Cond3' layer so as to include the interconnecting vias in basic component 
simulation. A circular (R = 40mils) and a rectangular (X = Y 二 60mils; please refer 
to Figure 3.2.2-2a) one-and-a-half turn offset helical inductors with similar length are 
simulated using IE3D in order to compare their Q-factor. 
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Cond 8—» -«—Cond8 
Cond7—• 卜 • . . I * 嗜 料 r H 丨 丨 丨 • •.丽j,•壓鶴譽邏I Cond 7 
Cond 6 — • I = • i T 匪 ^ Cond 6 
360um 850um I 360um I 
= 1 ’， Cond 3 
220um]" Cross^^^tional Cross^^ectional '^220um 
Port2 P o r t i m g ^ ^ ^ 丨 ,肯一 j t f Port2 
Top View Top View 
(a) (b) 
Figure 4.2.4-1 Physical descriptions of (a) one turn and (b) one-and-a-half turn 
circular offset helical inductors 
55 
：：多义 
/ y / -•-Circular \ 
45 - 产 -»-Rectangular 
42.5 / 
40 
1 1.25 1.5 1.75 2 
Frequency (GHz) 
Figure 4.2.4-2 Simulated Q-factors for one-and-a-half turn circular and 
rectangular offset helical inductors with similar total length 
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Figure 4.2.4-2 compares the Q-factors for one-and-a-half turn circular and 
rectangular offset helical inductors with similar total length and equivalent Lmain ~ 
5.6nH. Since the circular shape has a smooth field distribution and the absence of 
sharp comers that would cause extra losses and parasitic capacitive effects. Therefore, 
Q-factor can be improved for the circular configuration. 
S parameters databases for different dimensioned series inductors shown in 
Figures 4.2.4-1 and single layer shunt capacitors are generated by IE3D. Capacitor 
plate of the single layer shunt capacitor is printed on ‘Cond3’ layer with W = L 
(please refer to Figure 3.1.2-1 for definition of W and L). Once component values of 
electrical models for the S parameters databases are extracted. A mapping relation 
between continuous ranges of component values and corresponding dimensions can 
be formed. In the coupler design, the 2.99nH and 4.23nH series inductors will 
implement in the configurations shown in Figure 4.2.4-la and 4.2.4-lb respectively. 
Table 4.2.4-1 lists their Rs in physical layouts and all component values of electrical 
models. 
Inductor 
R (mils) Lmain (nH) Rloss ( ^ ) C parasitic 1 (pF) | Cparasitic2 (pF) 
Configuration 
Figure 4.2.4-la 2 6 . 5 2 . 9 9 0.462 0.344 0.423 
Figure 4.2.4-lb 31 4.23 0.556 0.479 0.55 
Table 4.2.4-1 Rs and equivalent circuit components of 2.99nH and 4.23nH 
LTCC series inductors 
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From Figure 4.2.3-2, there is a 4.09pF shunt capacitor at each port. Deducting 
the parasitic capacitances of the series inductors, the shunt capacitor is reduced to 
about 3.2pF. By looking up the mapping relation between capacitance value and W 
of capacitor plate. 3.2pF capacitor can be formed by 66mils-by-66mils plate. Now, 
all dimensions for the lumped element 3dB branch line coupler are determined. 
To have elegance LTCC design, an appropriate lumped element topology should 
be chosen such that most of the parasitics can absorb by circuit components. In the 
example of lumped element 3dB branch line coupler, the parasitic capacitances of the 
series inductors are absorbed by the shunt capacitor at each port. Therefore, overall 
size of the circuit module can be further reduced and performance degradation 
introduced by parasitics can be minimized. It is a great challenge for circuit designer 
to form suitable circuit architecture in LTCC design. 
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4.2.5 Commercial EM Simulator 
There are many E M simulators including Zeland IE3D, Ansoft HFSS, Agilent 
Momentum and etc suitable for simulating multi-layer structure. As indicated in 
sections 3.1.2 and 3.1.3, if thickness ratio of conductive ink and substrate tape (TR) 
is low (typically less than 0.15), IE3D is proved to be the best candidate for carrying 
out the simulation. From the comparisons on the IE3D simulation results and 
measurements of shunt and series capacitors in sections 3.1.2 and 3.1.3, they always 
have good agreements. Furthermore, the simulation time of IE3D is much less than 
that of HFSS. However, when TR is large (or using 43|im ceramic tape) such as the 
series inductors discussed in section 3.2.2, HFSS simulation is more accurate than 
IE3D because metal thickness has been counted in HFSS. 
In order to prove that HFSS is a better choice for modeling circuit embedded in 
substrate with high TR, a lumped element Wilkinson's power divider with 90° phase 
difference between outputs was fabricated in the same tile as the series inductors. 
Figures 4.2.5-1 shows its 3D view of IE3D model and a photo of this hardware part. 
The comparison between measurements, IE3D and HFSS simulation results is shown 
in Figures 4.2.5-2. 
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I ^ Porti � m m o B誦 
(a) (b) 
Figure 4.2.5-1 (a) 3D view of IE3D model (excluding internal ground) and (b) 
Prototype for the lumped element Wilkinson's power divider 
-15" • f --
\ T Measurement 
-20 \ / - « - H F S S 
\ J -•-IE3D 
-25 
1 1.5 2 2.5 3 3.5 
Frequency (GHz) 
(a) Return loss at port 1 
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0 
T Measurement 
nn \ / -H-HFSS 
-20 \ 1 
y T -•-IE3D 
-25 L L — — 
1 1.5 2 2.5 3 3.5 
Frequency (GHz) 
(f) Return loss at port 3 
180 r — — r  
彻 曰 - — i 
r … 
义 on mt''^ ^ j-JBT"!^^^ Measurement 
60 _ — - - -
+HFSS 
40 • IE3D  
20 
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Freq (GHz) 
(g) Phase difference between two output ports 
Figure 4.2.5-2 S parameters of measurements and different E M simulation 
results of circuit in Figure 4.2.5-1 
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From Figures 4.2.5-2，HFSS simulation is better correlated to measurements 
than IE3D. Although there is a frequency shift in the HFSS response, it can still have 
the same trend as measurements. From this design, it is known that HFSS is a good 
tool for simulating circuit embedded in substrate with high TR. However, the license 
of one HFSS is extremely expensive and simulation time is too long (about 3.5 hours 
for the circuit in Figure 4.2.5-la while IE3D takes twenty minutes). Therefore, I have 
changed the vertical structure that composed of all thick substrate tapes shown in 
Figure 4.2.1-1 to reduce TR in the second design. In the second design, IE3D can be 
used and HFSS simulation is needed only for the final check and verification of 
IE3D simulation. Therefore, time for the design process can be significantly reduced. 
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4.2.6 Layout and Optimization Designs 
After determining all required dimensions for series inductors and shunt 
capacitors of lumped element 3dB branch line coupler, an initial E M simulation is 
ready to carry out. Figures 4.2.6-1 show the planar and 3D views of its IE3D model 
and Figures 4.2.6-2 compare S parameters responses of schematic design and 
different E M simulation results. 
- • n j i i j M i 
^Rffil -iB^ Ground plane 
M p ™ ^ ^ ^ ^ ^ (a) ^ ^ P o r t 1 (b) 
Figure 4.2.6-1 (a) Planar and (b) 3D views of IE3D model for 3dB lumped 
element branch line coupler 
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Figure 4.2.6-2 S parameters of schematic design and different EM simulation 
results 
By observing Figure 4.2.6-2a, it can be seen that the operating frcqucncy of 
initial layout design is about 2GMz, that is 120MI Iz higher than the targeted 
frequency (1.88GHz). This frcqucncy shift is due to the cffccl of mutual coupling 
between basic building blocks in overall layout. Based on the initial IE3I) simulation 
result, an equivalent circuit for branch line coupler can be extracted. Il is found that 
values for shunt capacitors arc less than that in schcmalic design. As a result, an 
increment in plate size is needed lo shift down the operating frcqucncy. After 3 more 
IE3D sinuilations, an optimized response thai can pass the design specification is 
obtained. All dimensions arc equal lo thai in initial design cxccpl the size of 
capacitor pi ale is increased to 72mils-by-72mils. 
93 
Chanter 4 Design Methodoloi^v for LTCC Intcgraled Passive Devices (11)1)} 
For the checking purpose, HFSS is used to re-simulate the finalized structure. 
Its S parameters response and simulation model are shown in Figures 4.2.6-2 and 
4.2.6-3 respectively. Since both IE3D and HFSS simulation results are quite similar, 
therefore the coupler design is completed and it is ready for preparing layout and 
prototyping. CAM350 is a commonly used C A D tool for preparing LTCC layout; 
layout diagram for the designed coupler is shown in Figure 4.2.6-4. 
,”•„ --
• / � � -
/ ‘ / � � � � . � ‘ . - _ . ‘ . . . � . _ - -
� . - . . � . - - � / . 
“ , . ， \ /... •- • / 
\ . . / 
Figure 4.2.6-3 3D view of HFSS model for lumped element 3dB branch line 
coupler 
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I I 
！ 爽 网 Q 
K B 
Figure 4.2.6-4 CAMS50 layout for lumped element 3dB branch line coupler 
The size of the LTCC lumped element 3dB branch line coupler is about 
4.7mm-by-5.3mm, it is much smaller than that of traditional distributed counterpart. 
To sum up, the LTCC coupler has appreciable reduction in area occupation while its 
electrical performance is still acceptable. For example, isolation and return losses at 
all ports are better than —18dB. 
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4.3 Design of a 1.88GHz Lumped Element 3dB 
Wilkinson's Power Divider with 9 0 �p h a s e 
difference between two outputs 
The same vertical structure shown in Figure 4.2.1-1 is employed for fabrication 
of lumped element 3dB Wilkinson's power divider with 90° phase difference 
between two outputs (let's abbreviate as lumped element power divider). This 
lumped element power divider has the same design specifications as that described in 
section 4.2.2. 
The conventional 3dB distributed element Wilkinson's power divider is 
depicted in Figure 2.1.1-lb. It composes of two pieces of quarter wavelength 
transmission lines with characteristic impedance equal to V2Z^ . Another Z。 
quarter wavelength transmission line is connected to one of the two outputs to 
introduce 90° phase shift. A low-pass 'pi' network shown in Figure 4.2.3-1 is used to 
replace all transmission line segments in distributed element power divider so as to 
reduce size. By using equations (4.2.3-3)，all component values for the lumped 
element power divider with center frequency of 1.88GHz can be found and they are 
listed in Table 4.3-1. Figure 4.3-1 shows the schematic of lumped element power 
divider and its S parameters response is depicted in Figures 4.3-2. 
Zo ⑵ L (nH) C (pF) 
70.711 5.99 1.20 
50 4.23 1.69 
Table 4.3-1 Component values for lumped element power divider with center 
frequency of 1.88GHz 
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Figure 4.3-1 Schematic of the lumped element power divider with center 
frequency of 1.88GHz 
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Figure 4.3-2 Frequency responses of lumped element power divider with 
center frequency of 1.88GHz 
By observing Figures 4.3-2, bandwidth for |Sii| less than —14dB is 790MHz 
which is about three times greater than that of lumped element branch line coupler. 
Moreover, isolation and return losses at output ports can meet the design 
specifications over a broad range of frequencies. However, the phase difference 
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between its output ports is relatively sensitive to frequency change. Actually, the 
lumped element branch line coupler and this lumped element power divider are two 
options for implementing quadrature hybrids in a balanced amplifier, both have their 
own advantage in the balanced amplifier design. The former has a good phase 
response while the latter has a good magnitude response. 
Similarly, the schematic of the lumped element power divider can be 
decomposed into a network of LTCC series inductors and shunt capacitors. In the 
power divider design, all series inductors and shunt capacitors are implemented in 
configurations shown in Figure 4.2.4-lb and Figure 3.1.2-1 respectively. Therefore, 
same design library developed for lumped element branch line coupler can be used. 
Figures 4.3-3 show the planar and 3D views of IE3D model for the lumped element 
power divider, while dimension of each component is listed in Tables 4.3-2. 
Capl plane 
Cap2 (a) ^ ^ ^ (b) 
Figure 4.3-3 (a) Planar and (b) 3D views of IE3D model for lumped element 
power divider 
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R (mils) Lmain (nH) Rloss ( ^ ) Cparasiticl (pF) Cparasitic2 (pF) 
4 0 . 5 5 . 9 9 0.67 0.573 0.686 
Table 4.3-2a Dimension R and equivalent circuit components of 5.99nH 
LTCC series inductor 
Name of capacitor Initial dimension Final dimension 
Capl 27mils-by-63mils 27mils-by-89mils 
Cap2 27mils-by-27mils 40mils-by-40mils 
Cap3 40mils-by-40mils 46mils-by-46mils 
Table 4.3-2b Initial and final dimensions for LTCC shunt capacitors 
Again, HFSS is used to simulate the finalized design so as to verify the IE3D 
simulation result. HFSS model for the lumped element power divider is shown in 
Figure 4.3-4. Figures 4.3-5 compare S parameters responses of schematic design, 
IE3D and HFSS simulation results. 
Figure 4.3-4 3D view of HFSS model for lumped element power divider 
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Figure 4.3-5 S parameters of schematic design, IE3D and HFSS simulation 
results 
Although EM simulation results are slightly different from the result of 
schematic design, they still meet the design requirements. As shown in Figures 4.3-5, 
the comparison between IE3D and HFSS simulation results arc well correlated. 
Therefore, the lumped eleniem power divider design is proved to be correct. Overall 
size of the LTCC lumped element power divider is about 4.7mm-by-6.4inm. Its 
CAM350 layout for fabrication is shown in Figure 4.3-6. 
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Figure 4.3-6 CAM350 layout of lumped element power divider 
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4.4 3-port Measurement Technique 
In order to measure a 3-port device, a more sophisticated calibration technique 
should be used. In this project, a technique proposed by Marat Davidovitz and James 
C. Rautio to re-construct the S parameters for a 3-port network using three in-line 
2-port measurements is employed [14], [15]. 
Conventionally, full 3-port characterization requires three 2-port measurements 
——one alternatively measures between each set of ports with the remaining port 
terminated at Zq. The three different measurement arrangements are shown in Figure 
4.4-1. 
^ Three-port ^ Three-port Three-port ^ 
O Network Network “ 1 F “ Network 
i^o I i X A 
I P 3 P 3 
Figure 4.4-1 Conventional 3-port characterization technique 
The measurement system needs to be calibrated at least two times, one for 
in-line measurement and the other for orthogonal probe measurements. Obviously, 
additional area is required for implementing orthogonal calibration standard. Also, it 
is very risky to re-locate probe in probe station during measurement. Besides, 
non-ideal termination of the third port will degrade measurement accuracy. As a 
result, an accurate determination of 3-port S parameters using conventional method 
is a time-consuming process. 
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In order to eliminate the need for orthogonal probe calibration and compensate 
the non-ideal terminations that occurred in conventional method. The technique 
proposed by Marat Davidovitz and James C. Rautio only requires three in-line 2-port 
measurements with the orthogonal port alternatively terminated by three known 
reflects. As a result, the measurement system only needs to be calibrated once. This 
results in a considerable time-reduction. The schematic representation of this method 
for 3-port S parameters re-construction is shown in Figure 4.4-2b where Fa (a = A, B, 
C) are known reflection coefficients for terminating the orthogonal port. 
以 2 。cd  
• < • < o — — o o o 
Three-port Three-port 
Network Network o o o o < ~ < • 
�o A a Ya a .^r 
(a) (b) 
Figure 4.4-2 (a) 3-port network representation and (b) Schematic representation for 
new 3-port S parameters re-construction method 
S parameters representations for networks in Figures 4.4-2a and 4.4-2b are 
shown in equations (4.4-la) and (4,4-lb) respectively: 
b\ 1^2 以 1 
办 2 = 2^2 2^3 以 2 (4.4-la) 
)3」L〜 〜」[_以3_ 
A r 2」 S a 2 2」 L " a 2」 （4.4-lb) 
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By substituting a^^ = b^^T^ into equation (4.4-la), the relationship between Sy 
and Socij can be found and it is given by equations (4.4-2). 
where i, j = 1, 2 and a = A, B, C 
^ = (4.4-2b) 
队 ） （4.4-2C) 
Through algebraic manipulation, S33, Sn and S23 can be solved and the result is 
given by 
〜 二 l - y (4.4-3) 
Fc-r/z 
where " 二 卜 " 丫 I ^ 、 、 A^ij 一 Scij 人 一「5 乂 
^ 二 ±j、_〜il 
V ^A-YB (4.4-4) 
知 二 、 ( 4 . 4 - 5 ) 
li 1J ^ • 
Equations (4.4-4) and (4.4-5) showing one of the possible solutions for S13 and 
S23 respectively. In order to make the correct choice of sign for S13 and S23, the 
phases from measured S13 and S23 should compare with their simulated results. 
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The remaining parameters can be found directly from equation (4.4-2a) with 
arbitrary value of a. 
S =S 耽 (4.4-6) 
Oil a^ll 1 e T-
^ (4.4-7) 
1 - 队 
S 二S 耽 (4.4-8) 
1 - 丄 a 
As a result, the full 3-port S parameters can be extracted from three in-line 
2-port measurements. There is an important point should be noticed when employing 
this technique. If insertion loss from one of the two ports to the third port is very 
large, say, -30dB. Then the reflected energy would be worse than -60dB. This may 
cause a great difficulty in re-construction in reality because —60dB is already under 
the measurement noise floor. Therefore the third port should be chosen wisely such 
that reflected power from the third port is sufficiently large. 
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Chapter 5 Noise Analysis and Noise 
Parameters Measurement 
Noise parameters are used to characterize noise behavior of linear circuits at RF 
and microwave frequencies. In this chapter, basic noise theory and concepts of noise 
correlation matrix are reviewed [3], [17]. Besides, noise parameters extraction of 
transistor based on noise correlation matrix will be studied in subsequence sections 
[18-21]. 
5.1 Noise Figure of an Amplifier 
Any noisy 2-port network can be modeled by a noiseless 2-port with two 
external partially correlated noise sources. The cascade, current and voltage 
representations are shown in Figure 5.1-1. The effect of internal noise sources can be 
represented by series external noise voltages Vn and shunt external noise current In 
placed at input terminal for cascade representation. For current and voltage 
representations, the shunt external noise current sources (Iin and l2n) and series 
external noise voltage sources (Vin and V2n) are placed at the input and output 
terminals, respectively. 
110 
Chapter 5 Noise Analysis and Noise Para meters Extraction 
^ 
— I — ^ 
: N 二 s s ； 
o 1 o 
(a) 
li I2 令 
o — — — O O — — I 1 o 
Noisy2-port 二 " " f ； ' ： ^ ' 二 
O — — — O O 1 ‘ o 
(b) 
^ /JO  
"？ ~ © — I ” | — G H ^ 
., Noiseless ., 




Figure 5.1-1 Equivalent circuits for noisy 2-port: (a) cascade, (b) current and 
(c) voltage representations 
The noiseless 2-port networks in Figures 5.1-1 a, 5.1-lb and 5.1-lc can be 
represented by their ABCD, y and z parameters respectively. 
For cascade representation, 
厂丨二代+树-/J+厂“ (5.1-la) 
/丨二 CK2+Z)(-/,)+/„ (5.1-lb) 
For current representation, 
(5.1-2a) 
A +3^22^2+A. (5.1-2b) 
For voltage representation, 
K (5.1-3a) 
二 z,丨/i+Z22/2+厂2,, (5.1-3b) 
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A source connected to the noisy 2-port network is shown in Figure 5.1-2. The 
source is represented by a current source with admittance Ys. Noises from the source 
and the 2-port network are assumed to be uncorrelated. The total output noise power 
is proportional to the mean square of short-circuit current at the input of noise-free 
2-port, while noise power due to the source alone is proportional to the mean square 
of the source current. Hence, the noise figure F of the noisy 2-port is given by 
A' (5.1-4) 
+改 
/ “ 0 ( j ) Ys 幸 ； 
Figure 5.1-2 Noise model for calculation of 2-port network noise figure 
As there is some correlation between the external sources Vn and In. Hence, In 
can be written in terms of two parts; one part is uncorrelated to Vn (called 1冊)，and 
the other part is correlated to Vn (called Inc). Thus, 
(5.1-5) 
Furthermore, the relationship between Inc and Vn can be defined in terms of 
correlation admittance Yc, 
he = K K (5.1-6) 
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It is straightforward to obtain the relationship between noise figure (F), 
minimum noise figure (Fmin), equivalent noise resistance (Rn) and optimum source 
admittance (Yopt) of a transistor [3]. Generally, Fmin, Rn and Fopt are called noise 
parameters of a transistor. 
where 
V ^n (5.1-7d) 
k is the Boltzmann constant, 1.38 x 10" J/K, To is the standard temperature for 
noise measurement that is always equal to 290°K and B is bandwidth for 
measurement. 
Once noise parameters of a transistor are specified, the noise figure can be 
determined for any source admittance by equation (5.1-7a). It can be noticed that the 
minimum noise figure can be obtained when the source of noisy 2-port network is 
matched with optimum source admittance. 
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5.2 Noise Correlation Matrices 
5.2.1 Definition 
A correlation matrix is defined for each of the three representations considered 
in Figures 5.1-1: 
Cascade representation 
[cj:�"!;))]k*(o I:吟B) 
/ S E E ) m M L ) (5211) 
Current representation 
[cj 二 跡“,)rM卜B) 
一 "Z5E0 lMM Lb) 9 "、 
TjMJi)\n (5.2.1-2) 
Voltage representation 
_ "MES M E S l Lb) ,…1、 
) (5.2.1-3) 
Equations (5.2.1-1) to (5.2.1-3) represented correlation matrices in term of 
external noise sources. However, it is more useful to know that the relationship 
between correlation matrices, network parameters and noise parameters. As Nyquist 
showed that the rms value of the thermal noise voltage produced by a resistor R is 
given by 
V^ = 4kTBR (5.2.1-4) 
n 
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Similarly, 




for any passive network. 
Now, let's consider 
7 i 0 
Ti 
Similarly, 
V:{f)I 丄t)=Y�4kTBRn (5.2.1-7b) 
It can be proved that 
a —尸min-1 G (5.2.1-8a) 
Be — B�pt (5.2.1-8b) 
As a result, it is a simple matter to show that equation (5.2.1-1) is also 
equivalent to 
1 "^min 1 — Y* 
~2R opt 
[CJ=2kTR^ (5.2.1-9) 
mm _ Y Y \ " ^ opt opt 
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5.2.2 Transformation of Representation 
Different representations of correlation matrices can be transformed to other 
types by using equation (5.2.2-1). 
[ C j 她 " > ] + (5.2.2-1) 
where [X]+ indicates the transposed conjugate or Hermitian conjugate of [X]. 
:X] in equation (5.2.2-1) is called transformation matrix. A set of [X] covering 
all possible transformations between cascade, current and voltage representations is 
summarized in Table 5.2.2-1. 
Original representation 
Transformation matrix, [X] ~ ‘ ~ ‘ V^Y J J 
« [Cy]^「1 0] p i i q 「-}；1 11 •I [0 ij k k^l 0� fl  
I [ c j p n Znl 「1 0] 「1 - z j 
^ Z j [0 1 �[ O —zj fi  
1 \cA 「 0 … 「1 -乂1 「1 0 ] « A J 
^ I D 0 - C 0 1 
L— ^mi I— —J I— —' 
Table 5.2.2-1 Transformation matrices 
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5.2.3 Connection of Correlation Matrices 
Similar to network parameters, there are some general equations that can 
calculate the equivalent correlation matrices of two networks connected in series, 
parallel and cascade. They are given by 
CzT (5.2.3-la) 
Cyr = CVi + Cy2 (5.2.3-lb) 
(5.2.3-lc) 
where subscripts T, 1 and 2 refer to the overall network, first and second 2-ports 
respectively. 
As shown in equations (5.2.3-1), interconnections in series and parallel 
correspond to addition of the correlation matrices in voltage and current 
representations, respectively. For cascading, a more complicated relation is obtained 
which additionally contains the A B C D matrix Ai of the network on input side. 
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5.3 Noise Characterization 
5.3.1 Conventional Measurement Technique 
Noise parameters characterization relies on equation (5.1-7a) to determine the 
four noise parameters including Fmin, Rn, Gopt and Bopt (or IFoptl and ZFopt). Equation 
(5.1-7a) shows that the source admittance Yopt results in Fmin. In order to find Fmin 
with maximum gain, an input and output tuners are adjusted until minimum noise 
figure and maximum gain are obtained simultaneously [22]. Gopt and Bopt for the 
device can be determined by a network analysis measurement of the input tuner just 
after finding Fmin. Finally, the last parameter Rn can be determined by a second 
measurement of noise figure using another value of source impedance. 
Practically, there are many difficulties for the conventional method mentioned 
above. Process of finding the absolute minimum noise figure and maximum gain is 
iterative. Therefore, it is extremely time consuming for sweeping the source 
admittance on the whole Smith chart manually. Also, repeatability of the experiment 
is hard to achieve. Furthermore, noise figure for many devices have a broad 
minimum versus complex source impedance. Consequently, Fmin is difficult to locate 
precisely and this problem is prevalent especially when tuning manually. Although a 
fully automatic noise parameters test set is available, the time for sweeping whole 
source plane to find out Fmin is still considerable. Moreover, it is extremely 
expensive. 
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5.3.2 Determination of Noise Parameters Using Four 
Nonsingular Measurements 
In order to get rid of the difficulties encountered by conventional method. The 
noise parameters can be determined analytically by using four nonsingular noise 
figure measurements from different source admittance, i.e. input matching [18:. 
Figure 5.3.2-1 shows the experimental setup for noise figure measurement. 
Noise Source U 一 •& _ J ^ g u t Noise Figure Meter 
Matching Fixture Matching ^ 
Bias Tee Bias Tee 
Figure 5.3.2-1 Experimental setup for noise figure measurement 
Noise behavior of a 2-port is expressed as equation (5.1-7a) and it can be cast in 
a form that is linear with respect to four new parameters A, B, C and D [19] as 
F 二 A + BGs + ^  
+ + C +昏 D (5.3.2-la) 
V s ) s s 
where 
A = F . -2R G , (5.3.2-lb) 
丄 L mm n ^ opt 
B = R^  (5.3.2-lc) 
c 二 RJP;午 B ;、 (5.3.2-lcl) 
D = -lKBopt (5.3.2-le) 
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By the four nonsingular measurements, Fi to F4 can be measured by noise figure 
meter. Also, their corresponding Ysi to Ys4 can be obtained by measuring the 
input-matching network using network analysis. Consequently, the new parameters A, 
B, C and D can be solved by matrix equation (5.3.2-2). 
/ 2 \-1 
1 丄 & 
M 1 r + 益 丄 P M 
B 一 “ ^ ^ ^ 厂2 
C 1 (p + 益 丄 & l^J ‘ � 
1 G s 4 + 》 + 》 (5.3.2-2) 
Once A, B, C and D are calculated, noise parameters of the device under test 
can be evaluated by equations (5.3.2-3). 
F匪=A +彻C-jy (5.3.2-3a) 
(5.3.2-3b) 
(5.3.2-3C) 
op' _ W 
B = 2 (5.3.2-3d) 
Since both Fmin and Gopt must be positive values, it allows proper selection of 
the corresponding roots. 
A transistor with noise parameters is downloaded and simulated using ADS 
with four different source admittances to verify the method described above. From 
the comparison in Figures 5.3.2-2, the noise parameters calculated using above 
algorithm is almost the same as that provided by manufacturer. Small discrepancies 
in Fmin and Gopt come from the round off error. 
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Figure 5.3.2-2 Comparison of (a) Fmin, (b) |Gopt|, (c) |Bopt| and (d) Rn between 
manufacturer provided data and simulated results 
5.3.3 A De-embedding Technique for Extracting Noise 
Parameters 
It is known that the noise parameters found out by the method discussed in 
previous section not only include the noise effect of intrinsic transistor, but also the 
effect of metal interconnections and discontinuities in connectors as shown in Figure 
5.3.3-1. 
121 
Chapter 5 Noise Analysis and Noise Para meters Extraction 
^ ^ Intrinsic 
一 ^ L U Transistor 
DUT 
Figure 5.3.3-1 The device under test (DUT) including metal interconnections 
and discontinuities 
In order to eliminate these parasitics and obtain the noise parameters of intrinsic 
transistor, a noise parameters de-embedding technique based on cascade 
configurations using one “OPEN,’ and two "THRU" dummy structures as shown in 
Figure 5.3.3-2 is employed [20], [21]. 
[ G ^ v m ] E H H H E H U 
0 [ 0 {DffB 
E l — J - m E t ^ E H U 
OPEN THRUl THRU2 
Figure 5.3.3-2 The “OPEN,，，“THRUl” and "THRU2" dummy structures for 
the noise parameters de-embedding technique 
o — I M M M _ — o 
Metal Inter- Metal Inter-Portl Discontinuity Transistor . Discontinuity Port 2 connection connection 
o — - - - [ — o 
^PAD ^INT ^TRANS ^INT ^PAD 
y ^ ^ y , 
广J 1_严 
Figure 5.3.3-3 A structure of a D U T which including discontinuities, metal 
interconnections and a transistor modeled in a cascade configuration 
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With reference to Figure 5.3.3-3, the de-embedding procedures can be 
summarized as follow: 
1. Measure the scattering parameters [S°ut], [gOPENj^  [S™Rui] and [S™^^] of the 
“DUT”，“OPEN，，，"THRU 1” & “THRU2”，respectively. 
2. Measure the noise parameters — NF=t , and R。ut of the “DUT” 
using the method discussed in section 5.3.2. Then calculate the correlation 
matrix [c^^^J by equation (5.2.1-9). 
3. Convert to its Y parameters [Y^^^^] and calculate the admittance 
between signal pads and ground, Ypad, using Ypad = Yn^^^^ + 
Calculate the A B C D matrix of the input or output discontinuities [aPad] from 
"I 「1 01 
广 ] 二 
I^ pad 1」 （5.3.3-1) 
4. Calculate the A B C D parameters [八 ™ ^’ and [A™^^^] from [S™^"^] and 
[STHRU2] respectively. 
5. Calculate the A B C D parameters [A^ ]^ & [aOut] which include the parasitic 
effects of discontinuities and interconnection in cascade at the input and output 
ports from 
and [乂削[1[乂而"2] (5.3.3-2) 
J L 上 J L J L J L 
6. Convert [SDu丁] to its ABCD parameters [八卩口丁] and calculate the ABCD 
parameters [ A ^ ^ ^ ^ ] of the intrinsic transistor from 
THANS ‘ _ '^IN -fUT ^OUT� (5.3.3-3) 
7. Convert the ABCD parameters [A^^] and [八0。丁] to their Z parameters [Z^^] and 
with the conversion formula 
丄 AD-BCl (5.3.3-4) 
cLl D _ 
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8. Calculate the correlation matrices [cf" J and [C^^^ J (voltage representation) 
which include parasitic effects from the discontinuities and interconnections in 
cascade at the input & output ports from 
C f J= 2 议 Re([z1 and J) (5.3.3-5) 
9. Convert the [C^ ^ J and [C^^^ matrices to their cascade representation [C!/ 
and [C广 by the conversion formula 
r 「1 - 广 i fl - 广 T 
fIN = 丄 All fIN 丄 1^1 
J— rv A IN ^^ - A A IN 
|_0 -^^21」 to -為1」 （5.3.3-6a) 
r 「1 -Tl - A^^^T 
�OUT 一丄 1々1 ^OUT 上 1^1 
-A J 一 八 A OUT L。Z - 八 A OUT 
|_0 - 為 1 」 |0 - 為 1 」 （5.3.3-6b) 
10. Calculate the correlation matrix of the intrinsic device using 
'qTRANS ‘ _ J/N'-^ I^'^DL/T' _ C ‘ l A ‘ r l 一 -y^TRANS Ic腿 IATRANS + (5.3.3-7) 
11. Calculate the noise parameters 一 Fmin, Yopt & Rn of the intrinsic device from 
rpn A XTQ 
the noise correlation matrix [C^  by 
kT\ 乂 
y 二 a/c⑷ 1〔,22 - (Im(C,J)2 +yim(C⑷2)  
opt _ ^ (5.3.3-6b) 
- /2kT 
In order to verify this algorithm, an IE3D simulation on the effect of metal 
interconnections and discontinuities is carried out. Comparison between noise 
parameters provided by manufacturer, simulated with transition and extracted by 
de-embedding technique is shown in Figures 5.3.3-4. 
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50 I ^ ^ • ^ ！ ^ 1 1 ^ 1 ^ 0 I ^ ^ ^ ^ ^ ^ ^ ^ “  
1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6 1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6 
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Figure 5.3.3-4 Comparison of (a) Fmin, (b) IFoptl, (c) ZFopt and (d) rn between 
manufacturer provided data and simulated results 
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Chapter 6 Design of a 1.88GHz LTCC 
Balanced LNA 
Low Noise Amplifier (LNA) is a key component in any wireless 
communication system. A L N A is used at the first stage of receiver front end to 
maximize sensitivity of the receiver. It is well understood that balanced L N A can 
fulfill the broadband requirement for high data transmission rate applications. 
However, it occupies a lot of space when implemented by traditional PCB technology. 
Also, low Q discrete components will degrade the overall performance. Therefore, it 
is impractical and expensive to implement balanced L N A by traditional PCB 
technology. 
In this project, the multilayer LTCC architecture is proposed to reduce the 
circuit board area occupation of balanced L N A for the first time. The overall size of 
traditional balanced L N A can be reduced as high as 70%. Besides, high Q LTCC 
passive components can greatly improve the sensitivity of the design. 
6.1 Design Specifications 
It is known that the noise figure of a cascaded network can be expressed as 
equation (6.1-1). 
= + U + ……+ F f l (6.1-1) 
Gj Gfii Gfii Gn 
where subscripts 1 to N refer to the order of block in cascaded configuration 
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Since balanced L N A is always at the first stage in receiver front end, the noise 
figure of overall system is mainly determined by its noise figure and gain as 
indicated in equation (6.1-1). In this project, a balanced L N A with maximum gain 
will be designed and implemented in LTCC. Design specifications for the LTCC 
balanced L N A is listed in Table 6.1-1. 
Parameter Requirement 
D C supply 5V at drain and negative voltage at gate 
Frequency 1.85GHz to 1.91 GHz 
Gain 14.5 dB 士 0.25 dB nominal at 25°C 
Return losses 14dB minimum at all ports 
Unconditional, 0 to 3 GHz, any port, any load, any 
Amplifier Stability 
phase angle 
Table 6.1-1 Design specifications for the LTCC balanced L N A 
The transistor used for the balanced L N A is 'FHl' from WJ Communications 
Incorporation. The same vertical structure shown in Figure 4.2.1-1 is employed for 
fabrication of LTCC balanced LNA. As thickness ratio (TR) of this vertical structure 
is about 0.13, IE3D can be used for carrying out the layout simulation. 
In the following sections, both schematic and layout designs of a single stage 
amplifier with maximum gain will be described. After that, a complete design of 
LTCC balanced L N A that formed by two single stage amplifiers and two lumped 
element 3dB branch line couplers (designed in section 4.2) will be shown. 
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6.2 Design of LTCC D.C. Biasing Circuit 
A D.C. biasing circuit is designed to prevent A.C. signal leaked to the D.C. 
source. By using LTCC technology, the D.C. biasing circuit can be embedded in a 
low loss substrate. It composes of a large-valued shunt capacitor that performs as 
short circuit at operating frequency and a M transmission line that bring the short 
circuit to an open circuit in the A.C. path. 
The large-valued shunt capacitor is constructed by four layers that located in 
‘Cond8’ to 'Cond5' layers in the vertical structure. The planar and 3D views of its 
IE3D model are shown in Figures 6.2-1. 
一 L SOmils > . J 
SOmils r : ^ ^ ^ S P ^ 
| H m i l s Ground plane 
Y ' 11 … 、 ’ M B l ^ ^ ^ ^ 
(a) (b) 
Figure 6.2-1 (a) Planar and (b) 3D views of IE3D model for de-coupling capacitor 
From IE3D simulation result, the first self-resonant frequency SRF) of the 
shunt capacitor above is around 1.88GHz, i.e. it will perform as RF short at this 
frequency. A X/4 transmission line in meander line format is designed to bring the RF 
short to RF open in the A.C. path. Figure 6.2-2 shown the planar view of IE3D 
layout including the soldering pad for transistor and D.C. biasing circuits. 
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： t t ； ； i - ； 
；....；....；....；....；....；....；flM / j • . , • • 
• 丨 一 圆 - 紘 5 腿 
. … ： … . y i — — ^ J … . . 
WH-^'-'H^ ^ ^ 
. . ： . . . . ： . . . 〒 I , 丨 ^ ^ . . 丨 . . . . ： . . . . ： . . . . ： . . . . ： … . ： . . . . ： . … ： . . . . ： . . . . ： . … ： … . 
Figure 6.2-2 Planar view of IE3D layout including the soldering pad for 
transistor and D.C. biasing circuit 
In order to have an accurate stability analysis and determination of matching 
networks, effects from the layout of D.C. biasing circuit and soldering pad for the 
transistor must be included in the original S parameters file of the intrinsic transistor. 
6.3 Stability Consideration 
The necessary and sufficient conditions for unconditionally stable amplifier are 
given by 
Stability Factor, K = —— > 上 
2^ 12^ 21 (6.3-la) 
Stability Measure,召=1 +1乂iP — ！^之！广 一|乂 1^ 22 一乂之^之！广〉• (6.3-lb) 
It is found that, based on the ADS simulation with the modified S parameters. 
The transistor is only unconditionally stable from 1.8GHz to 1.95GHz and it doesn't 
meet the performance specification. Therefore, resistive loading is used to stabilize 
the transistor. The idea of resistive loading is to decrease the gain of the transistor by 
adding resistors at different locations. There are four types of resistive loading 
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schemes to improve stability as shown in Figure 6.3-1. 
~ ^ ° ~ T ~ t l ° ° I 
o o o o o o o o 
(a) (b) (c) (d) 
Figure 6.3-1 Four types of resistive loading schemes to improve stability 
Stabilize a transistor using resistive loading will degrade available gain and 
V S W R s of the amplifier. From the characteristic of balanced amplifier, its VSWRs at 
both input and output should be equal to 1 (please refer to equation (2.2.1-3) and 
equation (2.2.1-6b)). Therefore, the degradation on VSWRs by resistive loading on 
each amplifier can be recovered after constructed as the balanced structure. In this 
design, configurations shown in Figure 6.3-lb and Figure 6.3-lc are used. The 
schematic and component values are shown in Figure 6.3-2. 
Rd = 
n 18ohm 
G ^ ^ ^ ^ ^ ^ ^ o 
o  
： ^ S 
240ohm > 
-i- -i-
Figure 6.3-2 Two resistive loadings in the design 
After adding Rg and Rd, the transistor amplifier becomes unconditionally stable 
from D.C. to 3GHz according to the ADS simulation with the following exceptions: 
(1) from 750MHz to 1.25GHz and (2) from 2.55GHz to 3GHz. Since the gain of the 
balanced amplifier is equal to that of single stage amplifier, the gain of the single 
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Stage amplifier must fulfill the gain requirement listed in Table 6.1-1. 
As mentioned before, there is trade-off between available gain and stability. In 
order to meet the gain requirement (Gain = 14.5 dB 土 0.25 dB), the stability 
requirement should be sacrificed. However, the stability of individual amplifier can 
be improved by the balanced structure. It will show in section 6.5 that the balanced 
amplifier is unconditionally stable from D.C. to 3GHz. Figure 6.3-3 shows a family 
of available gain circles and Figure 6.3-4a to Figure 6.3-4d show the unstable regions 
for source and load of the stabilized transistor. 
Available Gain Circles 
r ‘ >-
1 ^ " V ^ G 隱 - I d B 4 
cir_pts (0.000 to 51.000) 
indep(GAcircleMax) (0.000 to 51.000) 
Maxiumu Available Gain (dB) = i 通 
Available Gain 
=(power available from the network)/ 
(power available from the source) 
Figure 6.3-3 A family of available gain circles for the stabilized transistor 
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i 國 幽 
\ Unity Circle、.乂 ” \ ‘ ， J 
R ！s tlie-unity circle, 
indep(Source_stabcir[10::30,::]) (0.000 to 51.000) 
indep(Source_stabcir[82:: 100,::]) (0.000 to 51.000) 
(a) Unstable region from 750MHz to (b) Unstable region from 2.55GHz to 
1.25GHz for source 3GHz for source 
R IS the unity c J W ^ V X S ^ \ R is tlie iuiity circle. / 
indep(Load_stabcir[10::30,;:]) (0.000 to 51.000) indep(Load_stabcir[82::100,::]) (0.000 to 51.000) 
(c) Unstable region from 750MHz to (d) Unstable region from 2.55GHz to 
1.25GHz for load 3GHz for load 
Figure 6.3-4 Unstable regions for source and load of the stabilized transistor 
The unstable problem in individual amplifier can be solved by properly choose 
of Fs and F l of source and load matching, respectively, such that they would not 
locate in the unstable regions. 
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6.4 Matching Networks Design 
By using ADS, source and load reflection coefficients for simultaneous 
conjugate match at 1.88GHz can be found out and they are listed in Table 6.4-1. 
Source reflection coefficient, Ts 0.205 +j0.268 
Load reflection coefficient, 0.810+jl.057 
Table 6.4-1 Source and load reflection coefficients for simultaneous 
conjugate match at 1.88GHz 
6.4.1 Input Matching Network 
A ‘pi，network composed of a series inductor and two shunt capacitors at each 
terminal of the series inductor will be used to form the input matching network. The 
reason for choosing this topology has been explained in chapter 4. Figure 6.4.1-1 and 
Figure 6.4.1-2 show the schematic design for the input matching network and the 
locus of Fs on rs-plane, respectively. 
Lseries = 
D.C. , I ^ Gate of 
block ^ ‘ ” ‘ ) transistor 
Cshunti = Cshunt2 = 
4.7pF 2.05pF 
Figure 6.4.1-1 Schematic design for the input matching network 
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Maximum 
Available Gain ^^~ 
15.462 Z 
00 •o< V "'‘ 
< (D \ / 
\ 0.5GHz / / \ 
cir_pts (0.000 to 51.000) 
indep(GAcircleMax) (0.000 to 51.000) 
freq (500.0MHz to 3.000GHz) 
Figure 6.4.1-2 The locus of Fs on Fs-plane 
By observing the locus of Fs, Figure 6.3-4a and Figure 6.3-4b，Fs will not locate 
on the unstable region from D.C. to 3GHz. Therefore, the schematic design for input 
matching network is completed. 
From the experience of LTCC basic components characterization, it is known 
that the extracted component values from measurements and E M simulation result 
had at most 10% difference. Therefore, sensitivity analysis with 土lOo/o component 
values variation is performed. Figure 6.4.1-3a shows the variation of Fs if Cshunti and 
Lseries had ±10o/o changes while keeping Cshunt2 constant. Figure 6.4.1-3b shows the 
variation of Ts if Cshunti and Cshunt2 had ±10o/o changes while keeping Lseries constant. 
For both figures, Fs varied inside the smallest available gain circle. This means the 
changes of component values only have little effect on the available gain (less than 
0.5dB). 
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Maximum Maximum 
Available Gain y A v a i l a b l e Gain ^ ^ ^ 
15.462| ^ ^ 15.462 ^ ^ 
Il M - J 1 
認。\ / 站。\ 
cir_pts (0.000 to 51.000) cir_pts (0.000 to 51.000) 
indep(GAcircleMax) (0.000 to 51.000) indep(GAcircleMax) (0.000 to 51.000) 
Cshunti (4.230 to 5.170) Cshunti (4.230 to 5.170) 
(a) Cshunti and Lseries had ±10o/o changes (b) Cshunti and Cshunti had ±10o/o changes 
while keeping Cshunt2 constant while keeping Lseries constant 
Figure 6.4.1-3 Sensitivity analysis for input matching network 
From the design library, all dimensions of the layout for input matching network 
can be determined. The planar and 3D views of its IE3D model with dimensions are 
shown in Figure 6.4.1-4a and Figure 6.4.1-4b. Also, comparison on component 
values extracted from IE3D simulation result and ideal case is listed in Table 6.4.1-1. 
r ^ ^ H u n 
(a) 
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(b) 
Figure 6.4.1-4 (a) Planar and (b) 3D views of IE3D model for the input 
matching network 
Cshuntl ( p F ) Lseries ( n H ) Cshunt2 ( p F ) 
Ideal value 4.7 2.3 2.05 
Extracted value 4.815 2.328 1.986 
Table 6.4.1-1 Comparison on component values extracted from IE3D 
simulation result and ideal case for the input matching network 
6.4.2 Output Matching Network 
Similar to the input matching network, a 'pi' network will be used to construct 
the output matching network. Figure 6.4.2-1 and Figure 6.4.2-2 show the schematic 
design for the output matching network and the locus of F l on rY-plane, respectively. 
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I I  
L series -
Drain Of ^ , D.C. 
transistor ~ ‘ ) block 
C'shunti = C'shunt2 = 
1.39pF 3 .33pF 
Figure 6.4.2-1 Schematic design for the output matching network 
Maximum 
Available Gain 
15 4621 ^ ^ The mapping of the 
available gain circles 
/ / ^ ^ s J a ^ \ in the T l plane. 
\ 0:^Hz Lef^LocusoflY 
V / 3GHz 
freq (SOO.OMHz to 3.000GHz) 
cir_pts (0.000 to 51.000) 
indep(GPcircleMax) (0.000 to 51.000) 
Figure 6.4.2-2 The locus of Fl on PL-plane 
By observing the locus of F l, Figure 6.3-4c and Figure 6.3-4d, will not be 
located in the unstable region. Therefore, the amplifier is proved to be conditionally 
stable and the schematic design for the output matching network is completed. 
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Similar sensitivity analysis is performed on output matching network. Figure 
6.4.2-3a shows the variation of Fl if Cshunti and L,series had ±10o/o changes while 
keeping C'shunt2 constant. Figure 6.4.2-3b shows the variation of lY if C'shunti and 
C'shunt2 had ±10o/o changes while keeping L, series constant. 
Maximum Maximum 
Available Gain Available Gain 
I f^^ I f Qj 
WoQ- ^ ^ Z W o o . . 
\ / r \ / 
cir一pts (0.000 to 51.000) cir_pts (0.000 to 51.000) 
indep(GPcircleMax) (0.000 to 51.000) indep(GPcircleMax) (0.000 to 51.000) 
Cshunti (1.251 to 1.529) Cshunti (1.251 to 1.529) 
(a) C'shunti and L'series had ±10o/o changes (b) C'shunti and C,shunt2 had ±10o/o changes 
while keeping C'shunt2 constant while keeping L，series constant 
Figure 6.4.2-3 Sensitivity analysis for output matching network 
By observing Figure 6.4.2-3a and Figure 6.4.2-3b, F l varied inside the smallest 
available gain circle as 土lOo/o component values change. This indicates that less than 
0.5dB degradation in available gain is resulted. 
The planar and 3D views of IE3D model for the output matching network are 
shown in Figure 6.4.2-4a and Figure 6.4.2-4b, respectively. Also, component values 
extracted from IE3D simulation result and ideal case are compared in Table 6.4.2-1. 
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Figure 6.4.2-4 (a) Planar and (b) 3D views of IE3D model for the output 
matching network 
C'shuntl (pF) L，series (nH) C’shunt2 (pF) 
Ideal value 1.39 4.43 3.33 
Extracted value 1.31 4.42 3.43 
Table 6.4.1-1 Comparison on component values extracted from IE3D 
simulation result and ideal case for the output matching network 
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6.5 Design of the LTCC Balanced LNA 
After the studies of the D.C. biasing, stabilizing and matching networks, a 
single stage amplifier can be constructed. Figure 6.5-1 shows the schematic design of 
a single stage amplifier. 
Rd = L'series = D . C . B lOCk 
D.C. Block Lseries = 18ohm 4.43nH 
2.3nH p o 
’ � > ^  
丄 丄 < R g = S ^ Z ± _ 
Cshuntl ^ "TCshun t2 = >240ohm Cishunt1= C'shunt2 = 
4.7pF X i.2.05pF i X 1.39pF4 i.3.33pF 
Figure 6.5-1 Schematic design for the single stage amplifier 
Since the layout for D.C. biasing circuit and matching networks had been 
designed, it is straightforward to connect them together and form the overall layout 
of the single stage amplifier. Extra spaces are left for mounting the stabilizing 
resistors and D.C. blocking capacitors on the top of the module. Figure 6.5-2a and 
Figure 6.5-2b show the planar and 3D views of its IE3D model, respectively. Also, 
the dimension of this module is about L7cm-by-0.73cm and it is marked on Figure 
6.5-2a. 
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-ve Voltage 5 V 
： !：：：：： 1 . 7 c m ：：：：：：： ：：：：：：：.：： :| 
个 j 
Figure 6.5-2a Planar view of IE3D model for the single stage amplifier 
Plane 
Figure 6.5-2b 3D view of IE3D model for the single stage amplifier 
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(a) Input and output return losses of the single stage amplifier 
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(b) Forward and reverse gain of the single siagc amplifier 
Figure 6.5-3 S parameters of schcmatic design and IE3D simulation results 
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Figure 6.5-3a and Figure 6.5-3b compare the S parameters between schematic 
design and IE3D simulation of overall layout in Figure 6.5-2a. It can be observed 
that the IE3D simulation is well correlated to the result of schematic design. 
According to the layout simulation, the bandwidth for |Sii| less than —14dB is 
120MHz. It is better than that required in the design specification (the bandwidth 
requirement is only 60MHz (from 1.85GHz to 1.91 GHz)). 
A LTCC balanced L N A is formed by two identical single stage amplifiers 
parallel jointed by two quadrature hybrids at their input and output. The planar and 
3D views of the LTCC balanced L N A is shown in Figure 6.5-4a and Figure 6.5-4b, 
respectively. Besides, its S parameters are shown in Figure 6.5-5a and Figure 6.5-5b. 
• < - I 3.1 "11 _ 
' ' ' ' " • g a j l i E p .  
Figure 6.5-4a Planar view of IE3D model for the LTCC balanced amplifier 
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Plane 
Figure 6.5-4b 3D view of IE3D model for the LTCC balanced amplifier 
: m w 
BW-i4dB = 380MHz \ \ I 
-2。— \\ / 「一丨 S”丨 
: ' I i 
-30 丨 」   
0.5 1 1.5 2 2.5 3 
Frequency (GHz) 
(a) Input and output return losses of the LTCC balanced LNA 
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(b) Forward and reverse gain of the LTCC balanced L N A 
Figure 6.5-5 S parameters of the LTCC balanced LNA 
By comparing the layout simulation results of the single stage amplifier and the 
LTCC balanced LNA, the forward gain of them are almost the same. However, there 
is a great improvement in bandwidth for the LTCC balanced LNA. As indicated in 
Figure 6.5-5a, bandwidth for the LTCC balanced LNA is 380MHz and it is three 
times more than that for the single stage amplifier. 
As mentioned in section 6.3, the single stage amplifier is only conditionally 
stable from D.C. to 3GHz. By using the balanced configuration, reflections of 
individual amplifiers are absorbed in couplcr terminations. This can improve the 
stability of overall balanced amplifiers. 
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Apart from equation (6.3-la) and equation (6.3-lb), another necessary and 
sufficient conditions for unconditionally stable amplifier are given by 
1 - ^ 
Source Stability Parameter, mu—source = > 1 
1^1 + ^ 21 (6.5-la) 
1_知2 
Load Stability Parameter, mu_load = ； > 1 
2^2 -^u +1^ 12 (6.5-lb) 
where A is the determinant of the S parameter matrix of the 2-port [23:. 
Source and load stability parameters give the distances from the center of the 
unity circle to the nearest source and load stability circles, respectively, as indicated 
in Figure 6.5-6. 
( ) 
Source Stability V o . 办乂 J 
Circle 、 ^ 
X " Load Stability 
/ ^ ^ Circle 
W 
Unity Circle 
Figure 6.5-6 Physical meanings for source and load stability parameters 
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Figure 6.5-7 Source and load stability parameters for the LTCC balanced L N A 
By checking the source and load stability parameters of the LTCC balanced 
LNA, it is proved to be unconditionally stable from D.C. to 3GHz and satisfy the 
design specification. 
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Chapter 7 Conclusion and Future Work 
The main contributions of this thesis can be concluded as follows. 
1. The full characterizations for fundamental embedded passive components 
including shunt capacitor, series capacitor, shunt inductor and series inductor 
were done. 
2. Description on an effective and systematic design methodology for LTCC IPD. 
Less dependency on E M solver for product design was proved. 
3. Design of two lumped element 3dB quadrature hybrids in LTCC format for the 
first time. Also, elegance branch line coupler architecture had been proposed. 
4. The multilayer LTCC architecture is proposed to reduce the circuit board 
occupation of balanced L N A for the first time. This LTCC module occupies a 
total volume of 31mm x 16.5mm x 0.85mm. In this study, the reduction on 
overall size of the traditional balanced L N A can be as high as 70%. 
The LTCC lumped element 3dB quadrature hybrids and the LTCC balanced 
L N A are still fabricating by National Semi-Conductor (NSC), measurements can be 




'1] David M . Pozar, Microwave Engineering, edition, John Wiley and Sons, 
Inc., 1998, pp. 363 - 367, 379 - 383 and 632 - 635 
:2] Reinhold Ludwig, Pavel Bretchko, RF Circuit Design Theory and Applications, 
Prentice Hall, 2000, pp. 515 - 517 and 612 - 619 
'3] Guillermo Gonzalez, Microwave Transistor Amplifiers Analysis and Design, 
2nd edition, Prentice Hall, 1997, pp. 327 - 333 and 480 — 492 
[4] J. Laskar, A. Sutono, C. -H. Lee, M . F. Davis, M . Maeng, N. Lai, K. Lim, S. 
Pinel, M . Tentzeris, and A. Obatoyinbo, "Development of Integrated 3D Radio 
Front-end System-On-Package (SOP)," in Proc. IEEE GaAs IC Symp., 2001, 
pp.215-218 
[5] Kyutae Lim, Stephane Pinel, Mekita Davis, Albert Sutono, Chang-Ho Lee, 
Deukhyoun Heo, Ade Obatoynbo, Joy Laskar, Emmanouil M . Tantzeris, Rao 
Tummala, "RJF-System-On-Package (SOP) for Wireless Communications,” 
IEEE Microwave Magazine, Volume: 3 Number: 1, Mar 2002 pp. 88 — 99 
[6] Nat ional Semiconductor Corporat ion official websi te , ht tp: / /www.nat ional .com 
[7] DuPont Green Tape^^ design and layout guideline, http://www.dupont.comy 
mcm/gtapesys /par t l .html 
；8] Will iam Blood, Feng Ling, Telesphor Kamgaing , Thomas Myers , Michael 
Petras, ‘‘Simulation, Modeling, and Testing Embedded RF Capacitors in Low 




:9] Philip Pieters, K. Vaesen, G. Carchon，S. Brebels, W . De Raedt, Eric Beyne, 
"High-Q Spiral Inductors for High Performance Integrated RP Front-End 
Sub-Systems," The International Journal of Microcircuits and Electronic 
Packaging, Volume 23, Number 4, Fourth Quarter, 2000 
10] Albert Sutono, Deukhyoun Heo, Yi-Jan Emery Chen, Joy Laskar, “High-Q 
LTCC-Based Passive Library for Wireless System-on-Package (SOP) Module 
Development," IEEE Transactions on MTT, Vol. 49, No. 10, Oct 2001 
11] David Rubin, "De-Embedding mm-Wave MICs with TRL," Microwave Journal, 
June, 1990, pp. 141-150 
12] Renato R. Pantoja, Michael J. Howes, John R. Richardson, Roger D. Pollard, 
"Improved Calibration and Measurement of the Scattering Parameters of 
Microwave Integrated Circuits," IEEE Transactions on MTT, Vol. 37, No. 11, 
Nov 1989 
13] Roger F. Harrington, Field Computation by Moment Methods, The Institute of 
Electrical and Electronics Engineers, Inc., New York, 1993, pp. 24 - 28 
14] Marat Davidovitz, "Reconstruction of the S-Matrix for a 3-Port Using 
Measurements at Only Two Ports," IEEE Microwave and Guided Wave Letters, 
Vol. 5, No. 10，October 1995 
[15] James C. Rautio, “Techniques for Correcting Scattering Parameter Data of an 
Imperfectly Terminated Multiport When Measured with a Two-Port Network 
Analyzer," IEEE Transactions on MTT, Vol. 31, No. 5, May 1983 
[16] Samuel J. Parisi, “180。lumped element hybrid," 1989 IEEE MTT-S Digest, pp. 
1243 - 1246 
[17] Pieter L. D. Abrie, Design of RF and Microwave Amplifiers and Oscillators, 
Artech House, Inc., 2000, pp. 47 — 60 
150 
References 
18] Richard Q. Lane, "The Determination of Device Noise Parameters," Proc. 
IEEE, Vol. 57, pp. 1461 - 1462, Aug 1969 
19] H. Fukui, “The Noise Performance of Microwave Transistors," IEEE Trans. 
Electronic Devices, Vol. ED-13, pp. 329 - 341, Mar 1966 
20] Chih-Hung Chen, M . Jamal Deen, “A General Procedure for High-Frequency 
Noise Parameter De-embedding of MOSFETs by Taking the Capacitive Effects 
of Metal Interconnections into Account," IEEE 2001 Int. Conference on 
Microelectronic Test Structures, Vol. 14, pp. 109 - 114, Mar 2001 
21] Herbert Hillbrand, Peter H. Russer，“An Efficient Method for Computer Aided 
Noise Analysis of Linear Amplifier Networks," IEEE Transactions on Circuits 
and Systems, Vol. CAS-23, No. 4, pp. 235 — 238, Apr 1976 
；22] Product Note HP 8970B/S-3，“Noise Parameter Measurement Using the HP 
8970B Noise Figure Meter and the ATN NP4 Noise Parameter Test Set" 
[23] M . L. Edwards, J. H. Sinsky, “A new criterion for 2-port stability using 
geometrically derived parameters", IEEE Transactions on MTT, Vol. 40, No. 12, 




:1] Chi-Kit Yau and Ke-Li Wu, "Design Methodology for Lumped Element 
Wilkinson's Power Divider in Low Temperature Co-fired Ceramic", 2001 second 
IEEE Hong Kong MTT/AP/LEOS postgraduate conference. 
152 
Appendix A Even and Odd Modes analysis for Power Dividers 
Appendix A Even and Odd Modes Analysis for 
Power Dividers 
In order to carry out even and odd modes analysis for 3dB Wilkinson power 
divider shown in Figures 2.1.1-1. First of all, a source Vs should be attached to port 2 
and terminated other two ports with Z。load. To make the circuit symmetric, Vs at 
port 2 is divided into a series combination of two VJ2 sources operating in phase and 
two Vs/2 sources have 180° phase shift are placed at port 3. Besides, the Z。load 
connected to port 1 should replace by a parallel combination of two 2Zo impedances. 
Symmetric form of the 3dB Wilkinson power divider with voltage generators at 
output ports is shown in Figure A-1. 
Port 2 ^ Z o 一 
^ ^ ^ ^ I Vs/2 Vs/2 去 
古 _|PojiJ O 一 
^ ^ ^ ^ ^ ^ ! z � 
Port 3 2.0 Vs/2 Vs/2 J_ 
Figure A-1 Symmetric form of 3dB Wilkinson power divider with voltage 
generators at both output ports 
From the circuit of Figure A-1, two separate modes of excitation can be defined. 
By analyzing these two modes individually and superposing them, S parameters of 
the 3dB Wilkinson power divider can be determined easily. 
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For even mode excitation, drive signals at ports 2 and 3 are in phase. In this case, 
both ends of the matching resistor 2Zo have the same potential. Thus, there is no 
current flow through it. For the same reason, the short circuit between inputs of two 
transmission lines at port 1 has no current flowing through too. Hence the network of 
Figure A-1 can be bisected with open circuits at these points to obtain network of 
Figure A-2. 
S z ^ . ^ Vs/2 ‘ 
_ z � -
~ o o 
〇.c. 〇.c. 
Figure A-2 Bisection of the circuit in Figure A-1 for even-mode excitation (O.C. 
stands for open circuit) 
The input impedance seen at port 2, Z2, for even mode is the impedance of a 
4iz。quarter-wave transformer terminated with a 2Zo load. 
UlZ f Z, " " o 丄二 Zo 
(A-1) 
Since one end of the half of matching resistor is open-circuited so it is 
superfluous. Consequently, port 2 is perfectly matched in the even mode excitation. 
The voltage at port 2 (F2J can be calculated by simple voltage divider formula and it 
is equal to Vs/4. The corresponding voltage at port 1 (V^J can be found based on 
transmission line equation. Let x = 0 at port 1 and x = — A/4 at port 2, voltage on 
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the transmission line section can be written as 
(A-2) 
where Fe is even mode reflection coefficient at port 1 and equal to . 
Then, 
_ • (A-3b) 
一 1 4 
For odd mode excitation, drive signals at ports 2 and 3 are 180° out of phase. 
Hence there is a voltage null along the middle of the circuit in Figure A-1, then we 
can bisect this circuit by grounding at two points on its mid-plane to give the network 
of Figure A-3. 
Port 2 .Zo _ 
卜 -
Figure A-3 Bisection of the circuit in Figure A-1 for odd-mode excitation 
Since port 1 is grounded and the input impedance seen from port 2 is again Z。， 
therefore 厂丨。二 0 and V^^ =Vj4. 
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Since 3dB Wilkinson power divider is a linear device, total voltages at ports 1 
and 2 can be found by adding the even and odd mode voltages. The corresponding 
Si2 parameter is then computed as 
《2 丄 二 ( A - 4 ) 
厂2厂2e+厂2。 V 2 
An identical analysis for the port 3 to 1 configuration results in S^ ^ = - 7/V2 . 
Since the Wilkinson power divider is a linear, passive network, therefore S21 = S12 
and S31 = Si3. Furthermore, port 2 is isolated from port 3 by either an open circuit or 
ground in the even and odd mode analysis, so that S23 = S32 = 0 . 
Now, all off-diagonal terms in the S matrix of the 3dB Wilkinson power divider 
have been found. It is known that both ports 2 and 3 are perfectly matched in even 
and odd mode excitations, so S22 二 S33 = 0. For finding Sn, we should drive port 1 by 
voltage source. Now, the current through the matching resistor between ports 2 and 3 
is again zero and has no influence on the circuit. Thus, the impedance seen at port 1 
(Zi) is a parallel combination of two Z。terminations connected through 
V^Z。quarter-wave transformers. Then 
Zi ^——o丄=Z。, (port 1 is matched) 
2 Z。 (A-5) 
Finally, the S parameters for a 3dB Wilkinson power divider can be expressed 
by following matrix: 
「0 1 r 
-SWilkin纖 ~ - " 1 0 0 (A-6) 
0 0」 
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In order to conduct even-odd mode decomposition analysis for 3dB branch line 
coupler shown in Figure 2.1.2-1. Firstly, the hybrid coupler should drive at port 1 
with a RF source Vs and terminate the remaining ports into characteristic line 
impedance Z。. To keep symmetric property of the circuit, source voltage at port 1 is 
written as sum of even (V^ )^ and odd (厂！。) voltages such that V^  = V^ + p\。 
with Fj^  = V j l and V��二 Vj2. At port 4, zero voltage condition should be 
enforced by setting = V^^, where V^^ =Vj2 and V“=-Vjl. The 
symmetric form of 3dB branch line coupler with voltage generators is shown in 
Figure A-4. 
Port 1 圳芯 Port 2 
H O ^ - ^ O ^ ^ W V - O ~ f ~ I 1 ~ f ~ c v - A A A ^ 
去 Vs/2 Vs/2 Zo ^ A/4 • Zo 丄 
一 t n t f i 
A/8 Zo A/8 Zo I U I u  ；p 
t n t n 
A/8 Zo A/8 Zo I U i u 
^ A/4 • 
~ o ~ 4 ~ I ~ i ~ o — A A / W n 
Vs/2 Vs/2 Zo Port 4 Z0/V2 Port 3 Zo _]__ 
Figure A-4 Symmetr ic form of 3dB branch line coupler with voltage generators 
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By similar explanation for decomposing the 3dB Wilkinson power divider into 
even and odd mode excitations, 3dB branch line coupler can be decomposed to the 
circuits in Figures A-5. 
Port 1 Zo/V^ Port 2 V\Ar—o • I 1 • o—1 
Zo ^ A/4 • 
OVs/2 t 门 t 门 畫 Z o 
一 A/8 Zo A/8 Zo < I I 
— I T „ 
— 0 6 — 
o.c. o.c. 
(a) 
Port 1 Zo/V^ Port 2 
V \ A / ~ o — • I I • 0 — 1 
Zo ^ A/4 • 
OVs/2 t M t 门 Z^o 
一 A/8 Zo A/8 Zo < 
1 1 
” i i ” 
(b) 
Figure A-5 Decomposition of the circuit in Figure A-4 into (a) even mode 
excitation and (b) odd mode excitation (O.C. stands for open circuit) 
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Since voltages of incident waves for ports 1 and 4 are equal to NJ2 and -VJ2 
respectively, so the voltages of emerging wave at each port of branch line coupler 
can be expressed as 
厂 L ) * 令=〜厂， （A-7c) 
where T^^ and Tg,。are even and odd mode reflection and transmission 
coefficients for the two-port networks of Figures A-5 respectively. 
The transmission line circuit in Figure A-5 a can be represented as a 
three-element model involving two 入/8 open-ended stub lines and a series 入/4 
transmission line cascading together. The corresponding stub lines have an 
admittance of 
y y 丄 tanf 二) 二 y 丄 （A-8) 
A B C D matrix for the network of Figure A-5 a can be found out by multiplying 
the A B C D matrices of each cascade component in that circuit, which is 
~A B'\ =「1 oT 0 i z J 4 i \ 1 0] -1 jz； 
f A . V l ^ o ilyV2/z, 0 l y / z。 i J ^ V r U z , -1」（a_9) 
159 
Appendix A Even and Odd Modes analysis for Power Dividers 
By converting the calculated A B C D parameters to its S parameters 
representation, which are equivalent to reflection and transmission coefficients. Thus, 
r =似/Z。-CZ。-Z) J — l + y•一"1)二0 (A-lOa) 
e A + BlZ。+CZ。+D (-1 + 7 + 7-1) 
7；= ^ ~ = - = (A-10b) 
A + BlZ。+CZ。+D (-l + y + y-l)/V2 V ^ 、 ) 
For odd mode excitation, the same step as in the even mode one should be 
followed in order to find out r。and To. Admittance of a 入/8 short-ended stub line is 
y = (A-11) 
Similarly, the A B C D matrix for the network of Figure A-5b can be obtained as 
'A _r 1 OT 0 jZj^lX 1 0一 
_C D 丄 = L - " Z 。 山 缺 � 0 1-7/Z, 1_ 
= 乱 . / k 7，] (A-12) 
Which gives the reflection and transmission coefficients as 
r + (A-iSa) 
o A + B/Zo+CZo+D (l + y + 7 + l) 
T = ？ = ？ - = (A-13b) 
o A + B/Z^+CZ^+D (1 + 7 + 7 + 1)/V2 V2 
Then substituting equations (A-10) and (A-13) into (A-7), it gives the following 
results: 
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From equations (A-14)，it is known that the input port (port 1) of the branch line 
coupler is matched. Moreover, half of the input power will propagate to the through 
port (port 2) with -90° phase shift relative to input power, while rest of the input 
power will couple to the coupled port (port 3) with -180° phase shift relative to input 
power. In other words, the branch line coupler has a 90° phase difference between 
outputs of through and coupled arms. Finally, there has no power to the isolated port 
(port 4). 
Since branch line coupler has a high degree of symmetry, so any port can be 
used as input port. The output ports will always be on the opposite side of the 
junction from input port, and the isolated port will be the remaining port on the same 
side as input port. Because of this symmetric structure, each row of its S matrix can 
be obtained as a transposition of the first row. For example, if port 2 is set as input 
port, the through and coupled ports will be port 1 and port 4 respectively. The 
remaining port 3 is the isolated port. Therefore, S^ ^ S22 = 0, Sj^ , = 0 
and l - l / V ^ . In order to find out the last two rows of S matrix of branch line 
coupler, ports 3 and 4 should be excited respectively. Lastly, the S parameters 
representation for the branch line coupler is obtained as 
'0 j 1 0" 
「 1一一 1 y. 0 0 1 
L〜。J=7I 1 0 0 7 (A-15) 
.0 1 j 0 
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TRL calibration is the most commonly used technique for removing the effects 
of the discontinuities from testing fixture to the given reference planes in 
measurement. Figure B-1 shows the four measurements necessary for TRL 
calibration for a typical LTCC circuit.. 
TRL TRL 
Transition A Transition B 
o L d 丨 d I O 
^ ^ ^ Vias to ground 
O I I I o - 一 
0 ~ 1 I r ~ o 
"o L _ d - _ ^ U _ ^ _ J ^ 
o I i i I o 
o ~ I 
O "L d I 义。/4 d f o ^ < •!< •U > - M 
O I I I I o 
o ~ I ’ ‘ I o 
Coplanar Probe 
Reference Pl3门6S 
o I d d O 
I Device , j 
〇 I — Under Test ~ I O  
(DUT)  
O ~ O 
^ ~ \ 7 • — — - J 
1 \ ' I 
Resultant DUT 
Reference Planes 
Figure B-1 The four measurements required for TRL calibration: 
(a) Through, (b) Reflect, (c) Line and (d) Device 
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The TRL calibration requires three calibration standards including "Through", 
"Reflect" and "Line". The "Through" line connects the two transitions directly. The 
"Reflect" refers to a discontinuity with a large reflection. Usually, a piece of open 
circuit line serves the purpose very well. The "Line" means an extended version of 
"Through" line. The length of the inserted line is about quarter wavelength long at 
the center frequency. The four sets of measurement data should be stored in data files 
for manipulation by the de-embedding program, see Appendix D. The mathematic 
principle behind the calibration procedure is given below [11], [12:. 
^ ^ 
O O 
[R] o — — — — o 
Figure B-2 Incident and reflected waves in a two-port network 
Transmission matrix of circuit discontinuities will be used in the derivation of 
the calibration procedure. The matrix has the property similar to A B C D matrices that 
it can be cascaded in sequence by multiplication. The definition of a transmission 
matrix is as 
b, 1 r -Ta. 
3 」 l A」 （B-1) 
R] parameters can be obtained from the S parameters using 
[•丄「 - A ‘ 
〜L- ^ 22 1」 （B-2) 
where A 二〜知一知知 
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^ Error A ^ Error B P2 
^ [RA] • [RB] ^ 
(a) 
^ Error A • — • Error B ^ 
^ [RA] _ _ [ R B ] ^ 
丁「3门smissio门 lins 
with length L 
(b) 
Figure B-3 Cascaded representation for (a) "Through" (b) "Line" standard 
The S parameters of "Through" and “Line” standards are measured and 
transformed to its R representations by equation (B-2). Let's define [RAB] and [RALB] 
as the transmission matrices for the structures in Figure B-3(a) and (b), respectively, 
where Error A and Error B represent the discontinuities of probe A and probe B, 
respectively. Obviously, [RAB] = [RA] * [RB] and [RALB] = [RA] * [ R L ] * [RB] . 
We can construct an artificial matrix 
TA ] - \P~ALB ] 
= R A K I R B W I R A V (B-3) 
= [RjRjR,r 
For the transmission line with length L, the S parameters is 
r "I「0 叫 
0 J (B-4) 
where 二 OJ + jP , a is attenuation constant and P is propagation constant. 
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Consequently, 
rn 「 它 0 1 
0 p礼 
L ^ e 」 （B-5) 
By re-arranging equation (B-3)，we have 
[TA[RA=[RJR,] (B-6) 
T\ T^ RAW ^au = RAII ^AU 0 
T4」L及及/i22」[_灭321 及/i22」_ • 己” _ (B-7) 





Equations (B-8) and (B-9) lead to 
Rau : ^ (B-12) 
So that, 
- e-YL (7] + rj+ (7]T4 一 ) 二 0 (B-13) 
Similarly, equations (B-10) and (B-11) lead to 
Rai2 : -J\ (B-14) 
Ra22 , -7] T, 
Or, 
e"•礼-e礼[J\ + r j + - TJ,) = 0 (B-15) 
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The solutions for e—礼 and e^ ^ are the roots to the complex quadratic equation 
-G(ri +7；)+ (r^ T； -TJ：^) = 0 (B-16) 
It should be mentioned that Ti, T2, T3 and T4 are known from the measurements 
of "Through" and "Line" standards. 
Now, we can find that 
G = where 万二 厂 + \ C = TT, -T,T\ andZ) = (B-17) 
L � 2 B^  
with solutions and 
The solution for e—礼 will be 
Gj e烟 if tgl is negative 
(B-18) 
G2 瓜2 if tg2 is negative 
By substituting the correct root for obtained from equations (B-17) and 
(B-18) into equations (B-12) and (B-14). The values for R 川 / R 似 and R j R 組 
can be found. 
Applying two identical loads on the reflection measurements, as shown in the 
illustration below: 
^ ^  
^ i X ^ 
• Error A • < Error B < o J ^ o 
^MA FL ^MB 
Figure B-4 Measurement for "Ref lect" standard 
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Since 
= RAII RA12 口 2 
_“i�j \_^A2\ 及似」[A�j 
“2 
三 R磁 A, 1 b, ^ (B-19) 
L ^ JL z JA 
where 為 = 凡 必 ， A , ^ R ^ J ^ a h and 
by the definition of , we have 
r � 
/ \ 為 + 乂 2 
f M 二 r - 1 ^ 2 1 
� “ �J A h^] +1 '' 
為 、 ( B - 2 0 ) \ ^ J A 
Defining 
= A & ；^2三~ = 4 (B-21) 
Ra21 為 RA22 
which are completely known, 
from equation (B-20), we can find 
p 1 i MA 
上丄 (B-22) 
V / 
where all the values now are known except r人.Similarly, 
_ R RbuIRB22 RBVJRB21 
_“1 丄 1^ 822 1 」IA」5 
_ 「5i B^ Ja-^' 
三 Rbii 1 b (B-23) 
/ � b.+BI^ 
⑷ 二 1 二 1^2 )b 
爲 + 7 (B-24) 
JB 
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Next, we will find the values of Bi, B2 and B3, thus Ai, A3 and product of 
Ra22*Rb22 can be determined. Having had those values, the scattering parameters of 
D U T can be de-embedded. During the derivation, the unknown will be 
eliminated. That's to say, the specific F^ is not important as long as it is same in 
measuring and 
From the measurement of "Through" standard, we have 
「；？ 1 一 R— Rab2 _ „ J万1 乂万2 
仙」一 p n -^AB4 1 
L^ AB3 八巡 4」 LAD3 丄」 (B-25) 
Since 
-及J=[及J 1[及象 
r 1 「万 1 万 2I 1 1 「 1 一 ‘ 
where R r = Rj^ ” and R. = 7 r o a、 
L万3 1」 h 」 a , j (B-26) 
So we have 
R r ^ i 叫二 R晨 r 1 - a j ^ b , ab； 
l^ z i j 凡22(4為）為 4 i 伐 1 � （B-27) 
By equating (2, 2) element of equation (B-27), we have 
Rab4 = 1 (B-28) 
Therefore, 
1 � 1 - A ^ J a b , 
A 1 -^3*^^2)1-^3 A [ a b , 1 ] (B-29) 
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That's 
_ AB, - X 2 ^ A B , 
V J (B-30) 
f AR \ 
V J (B-31) 
AB广巡 B 
3 一 ^ AB, (B-32) 
T T 
Eliminating the unknown F^ from equations (B-22) and (B-24) gives 
A = L l^J -
{^3+^mb) (B-33) 
V 
AW the variables on the right-hand side of equation (B-33) are known. By 
Multiplying equation (B-33) by equation (B-30) yields two solutions for Ai. 
7 ^ ^ 
(rMA-^2； 1+ ^ Fmb { A B , - X 2 ^ A B , ) 
办1 
A = + ^——^~~� z  1 -1 f r Y AR \ 
1 (B-34) 
Thus, 
=以 for-/" (B-35) 
where ai is a positive real number. 
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If an approximate open circuit is used for reflection standard, F l = 1 will be 
used for the reference phase calculation. On the other hand, if an approximate short 
circuit is used, F l = -1 should be used for the reference phase. From equation (B-22), 
we can find the corresponding value of Ai 
A - r飽—XI - A - A pjTax ^\_ideal_OC 一 厂 一 "^XX — 匕 1 _ i MA 
ja (B-36) 
Therefore, the phase angle that Ai would have with an idea open circuit 
(Ai_ideai_oc) is calculated, we can compare it with the angle derived from the 
non-ideal opens, Taxi and Taxl+7i. The correct phase angle is the angle closest to 
Tax. 
I \ x 严 1 
- / … 
I 
Figure B-5 Determining the correct phase angle of A] 
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Up to now, from equations (B-34) and (B-21), we can find 八丨，Ai and A3. 
Besides, Bi，B2 and B3 can be obtained form equations (B-30) 一 (B-32). Since 
及仏 *及 
D 
or /? 氺 /? - 肩 
仏 们 2 —(1 +為万 2) (B-37) 
At this point we have sufficient information to de-embed the [RD] of DUT. 
[RADB ] = [Ra l^B ] = Ra22Rb22 Ul^D M 
whixh yields [r^ ] 二 UY [R麗 I召]—! (B-38) 
Notice that 
⑶-1 - 1 [ 1 _為_ 
( 4 - 為 為 ) 為 A 」 （B_39) 
[ 对 、 ， 1 、 [ 1 一 （ 
V^ I 一万2万3) L~ B3 万 1 」 （B-40) 
Finally, the R parameters of D U T can be transformed back to its S parameters 
representation by the following relationship: 
「c^  1 l^Du dr -
J=  
L 1 -及 Z)21」 （B-41；) 
where dr = RduRdu 一 ^ d u ^ ^ d h . 
For one-port measurement, we can find the de-embedded Sn by re-arranging 
equation (B-20). 
乂 i = r 厂 為 . (B-42) 
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